

MP5010B

3V-18V, 1A-5A Programmable-Current-Limit Switch with Over-Voltage Clamp

The Future of Analog IC Technology

DESCRIPTION

The MP5010B is a protection device designed to protect circuitry on the output (source) from transients on the input (V_{CC}). It also protects the input from undesired shorts and transients coming from the source.

A small capacitor on the dv/dt pin controls the slew rate that limit the inrush current at the source. For instance, a 1nF capacitor results in a source ramp-up time of 3ms.

The maximum load at the source is current limited using a sense FET topology. An external resistor between the I-Limit pin and the Source pins controls the magnitude of the current limit.

An internal charge pump drives the gate of the power device, allowing the DMOS power FET to have a very low ON-resistance of just $40m\Omega$.

The MP5010B also protects the source from the input being too low or too high. Under-voltage lockout ensures that the input remains above the minimum operating threshold before the power device turns on. If the input rises above the high output threshold, the MP5010B limits the source voltage.

FEATURES


- Wide 3V-to-18V Operating Input Range
- 5.7V Output Over-Voltage Clamp
- Integrated 40mΩ Power FET
- Enable/Fault Pin
- Adjustable Output Voltage Slew Rate
- Adjustable Current Limit
- Thermal Protection

APPLICATIONS

- Hot-Swappable Devices
- Wireless Modem Data Cards
- PC Cards
- Laptops

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION






ORDERING INFORMATION

| Part Number* | Package | Top Marking |
|--------------|-----------------|-------------|
| MP5010BDQ | QFN10 (3mm×3mm) | AFN |

* For Tape & Reel, add suffix –Z (e.g. MP5010BDQ–Z).

For RoHS compliant packaging, add suffix -LF (e.g. MP5010BDQ-LF-Z).

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

| V _{CC} , SOURCE, I-LIMIT | V to 22V |
|-----------------------------------|----------------------------------------|
| dv/dt, ENABLE/FAULT | V to 6V |
| Storage Temperature | 65°C to +155°C |
| Junction Temperature | +150°C |
| Lead Temperature | +260°C |
| Continuous Power Dissipation (| (T _A =+25°C) ⁽²⁾ |
| | |

Recommended Operating Conditions ⁽³⁾

Input Voltage Operating Range...... V to 18V Operating Junction Temp. (T_J)..... -40°C to +125°C

Thermal Resistance $^{(4)}$ θ_{JA}

QFN10 (3mmx3mm)50 12 ... °C/W

 θ_{JC}

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J(MAX)$, the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature $T_{A_{\rm c}}$ the maximum allowable power dissipation at any ambient temperature is calculated using: $P_D(MAX)=(T_J(MAX)-T_A)/$ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.

Reduce 0.2 Watts for every 10°C ambient temperature increasing

The device is not guaranteed to function outside of its operating conditions.

4) Measured on JESD51-7 4-layer board.



ELECTRICAL CHARACTERISTICS

 $V_{cc} = 5V$, $R_{LIMIT}=22\Omega$, Capacitive Load= $10\mu F$, $T_A=25^{\circ}C$, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Тур | Max | Units |
|-------------------------------------------------|----------------------|----------------------------------------------------------------|----------|----------|------|-------|
| Power FET | • | | | | | • |
| Delay Time | τ _{DLY} | Enabling of chip to $I_D=40mA$ with a 5Ω resistive load | | 44 | | μs |
| ON Resistance | R _{DSon} | T _J =25°C T _J =85°C ⁽⁵⁾ | | 40 52 | 55 | mΩ |
| OFF-State Output Voltage | V _{OFF} | V_{CC} =18V, V_{EN} =0V, RL=500 Ω | | | 120 | mV |
| Continuous Current | ID | 0.5 in ² pad, T _A =25°C | | 4.2 | | Α |
| Continuous Current | טי | minimum copper, T _A =80°C | | 2.3 | | |
| Thermal Latch | | | | | | |
| Shutdown Temperature ⁽⁵⁾ | T _{SD} | | | 175 | | °C |
| Under/Over-Voltage Protection | | | | | | |
| Output Clamp Voltage | V _{CLAMP} | Over-Voltage Protection V _{CC} =8V | 5.5 | 5.7 | 5.9 | V |
| Under-Voltage Lockout | V _{UVLO} | Rising Edge | 2.65 | 2.8 | 2.9 | V |
| Under-Voltage Lockout (UVLO) Hysteresis | V _{HYST} | | | 0.15 | | V |
| Current Limit ⁽⁶⁾ (For Direct Curren | t-Sense, ref | er to typical application in F | igure 5) | 1 | 1 | |
| Hold Current | I _{LIM-SS} | 0Ω Short Resistance, R _{LIM} =22 Ω | 2.2 | 2.8 | 3.4 | A |
| Trip Current | I _{LIM-OL} | R _{LIM} =22Ω | | 4.3 | | Α |
| Current Limit ⁽⁶⁾ (For Kelvin Sense | , refer to typ | ical application in Figure 4) | | | | 1 |
| Hold Current | I _{LIM-SS} | 0Ω Short Resistance, R _{LIM} =22Ω | 0.77 | 1.10 | 1.43 | A |
| Trip Current | I _{LIM-OL} | R _{LIM} =22Ω | | 2.18 | | Α |
| dv/dt Circuit | 1 | | | | I | |
| Rise Time ⁽⁷⁾ | τ _r | C _{dv/dt} =1nF | 2 | 3 | 4 | ms |
| Enable/Fault | | | | | | |
| Low-Level Input Voltage | VIL | Output Disabled | | | 0.5 | V |
| Intermediate-Level Input Voltage | V _{I (INT)} | Thermal Fault, Output Disabled | 0.82 | 1.4 | 1.95 | V |
| High-Level Input Voltage | VIH | Output Enabled | 2.5 | | | V |
| HIGH-State Maximum Voltage | V _{I (MAX)} | | - | 4.95 | | V |
| Pull-Up Current (Source) | I | V _{ENABLE} =0V | 15 | 25 | 35 | μA |
| Maximum Fanout for Fault Signal | | Maximum number of chips for simultaneous shutdown | | | 3 | Units |
| Maximum Voltage on EN ⁽⁸⁾ | V _{MAX} | | | | VCC | V |



ELECTRICAL CHARACTERISTICS (continued)

V_{CC} = 5V, R_{LIMIT}=22 Ω , Capacitive Load= 10 μ F, T_A=25°C, unless otherwise noted.

| Parameters | Symbol | Condition | Min | Тур | Max | Units |
|------------------------------------|------------------|--------------------|-----|-----|-----|-------|
| Total Device | | | | | | |
| Bias Current | | Device Operational | | 860 | 950 | |
| | IBIAS | Thermal Shutdown | | 580 | 650 | - μΑ |
| Minimum Operating Voltage for UVLO | V _{MIN} | Enable<0.5V | | | 2.5 | V |


Notes:

5) Guaranteed by design.

6) Guaranteed by Characterization Test.7) Measured from 10% to 90%.

8) Maximum Input Voltage on Enable pin to be $\leq 6V$ if Vcc $\geq 6V$. Maximum Input Voltage on Enable pin to be Vcc if Vcc $\leq 6V$.








Hold Current vs. Input Voltage

Trip Current vs. Input Voltage

Current Limit Response vs. Peak Current











TYPICAL PERFORMANCE CHARACTERISTICS (continued)






TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 22\Omega$, $C_{OUT} = 10\mu$ F, $C_{dv/dt} = 1$ nF, $T_A = 25^{\circ}$ C, unless otherwise noted.



Current Limit



Start Up into OVP, no load EN float





PIN FUNCTIONS

| Pin # | Name | Description |
|-------------------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1-5 | SOURCE | Source. Internal power FET source. IC output. |
| 6 | N/C | DO NOT CONNECT—leave floating. |
| 7 | I-Limit | Current Limit. Using a resistor between this pin and Source to set the overload and short-circuit current-limit levels. |
| 8 | Enable/Fault | Enable/Fault. A tri-state, bi-directional interface. Leave floating to enable the output. Pull to ground (using an open drain or open collector device) to disable the output. If a thermal fault occurs, this voltage enters an intermediate state to signal that the device is in thermal shutdown. |
| 9 | dv/dt | Slew Rate. The internal dv/dt circuit controls the slew rate of the output voltage at turn-on. |
| 10 | GND | Ground. Internal IC reference. |
| 11 Exposed Pad | V _{CC} | Input. Positive input voltage. |



BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP5010B limits the inrush current to the load when a circuit card connects to a live backplane power source, thereby limiting the backplane's voltage drop and the dV/dt of the voltage to the load. It offers an integrated solution to monitor the input voltage, output voltage, output current, and die temperature, eliminating the external current-sense power resistor, power MOSFET, and thermal sensor.

Under-Voltage Lockout Operation

If the supply (input) is below the UVLO threshold, the output is disabled, and the EN/Fault line is driven low.

When the supply rises above the UVLO threshold, the output is enabled and the EN/Fault is pulled high through a 25μ A current source without an external pull-up resistor. The pull-up voltage is limited to 4.95V.

Output Over-Voltage Protection

If the input voltage exceeds the over-voltage protection (OVP) threshold, the output is clamped at 5.7V (typ).

Current Limiting

When the chip is active, if load reaches the overcurrent protection (OCP) threshold (trip current) or a short is present, the part switches to constant-current mode (hold current). The chip shuts down only if the over-current condition eventually triggers thermal protection. However, when the part is powered up by V_{CC} or EN, the load current should be smaller than the hold current. Otherwise, the part can't be fully turned on.

In a typical application with a current-limiting resistor of 22Ω , the trip current is 2.18A for Kelvin current sensing and 4.3A for direct current sensing. If the device is in normal operation and passing 2.0A, it will only need to dissipate 160mW with the low ON resistance of $40m\Omega$. For a package dissipation of 50° C/Watt, the temperature rise is +8°C. Given a 25°C ambient temperature, the typical package temperature is 33°C.

The MP5010B requires a heat sink during constant-current mode (such as from a short-circuit) to prevent unwanted shutdown: In constant-current mode, the chip must dissipate the power from a 5V drop. Without additional heat dissipation at 50°C/Watt, the temperature would exceed the thermal threshold (+175°C) and the MP5010B will shutdown to force the temperature to drop below a hysteresis level. Without a heat sink, maintain the current below 600mA at + 25°C and below 360mA at +85°C to prevent thermal shutdown.

Thermal Protection

If the temperature exceeds the thermal threshold, the MP5010B disables its output and drives the Enable/Fault line to the middle (MID) level (read the following Enable/Fault Pin section for more information). The thermal fault condition is latched, and the part remains OFF until the Enable/Fault line goes low. Cycling the power below the UVLO threshold will also reset the fault flag.

Fault and Enable Pin

The Enable/Fault pin is a bi-directional, threelevel I/O with a weak pull-up current (25μ A, typ.). The three levels are LOW, MID, and HIGH. It functions to enable/disable the part and to relay fault information.

Enable/Fault as an input:

- 1. LOW and MID disable the part.
- 2. LOW, in addition to disabling the part, clears the fault flag.
- 3. HIGH enables the part (if the fault flag is clear).

Enable/Fault as an output:

- 1. The pull-up current will allow a "wired nor" pull-up to enable the part (if not overridden).
- 2. An under-voltage condition will cause a LOW on the Enable/Fault pin, and will clear the fault flag.
- 3. A thermal fault will set a MID on the Enable/Fault pin, and will set the fault flag



The Enable/Fault line must remain above the MID level for the output to turn ON.

The fault flag is an internal flip-flop that can be set or reset under the following conditions:

- 1. Thermal Shutdown: set fault flag
- 2. Under-Voltage: reset fault flag
- 3. LOW on Enable/Fault pin: reset fault flag
- 4. MID on Enable/Fault pin: no effect

Given a fault, the Enable/Fault pin is driven to MID.

There are 4 types of faults, and each fault has a direct and indirect effect on the Enable/Fault pin and the internal fault flag. In a typical application there are one or more of the MP5010B chips in a system. The Enable/Fault lines are typically be connected together.

| Fault description | Internal action | Effect on Fault Pin | Effect on Flag | Effect on secondary Part |
|-----------------------|--------------------------------------------------------------------------------------------|-------------------------------------------------------|----------------|---------------------------------------------------|
| Short/Over Current | Limit current | none | none | none |
| Under Voltage | Output turns OFF | Internally drives Enable/Fault pin to logic LOW | Flag is reset | Disables secondary output, and resets fault flag. |
| Over Voltage | Limit output voltage | None | None | None |
| Thermal Shutdown | Shutdown. The part is latched OFF until a UVLO or externally driven to ground. | Internally drives Enable/Fault pin to MID | Flag is Set | Disables secondary part output. |

Table 1—Fault Function Influence in Application



APPLICATION INFORMATION

Current Limit

The current limit is a function of the external current-limit resistor. Table 2 and Table 3 list examples of current values as a function of the resistor value for both Kelvin current sensing and direct current sensing.

Rise Time

The rise time is a function of the capacitor ($C_{dv/dt}$) on the dv/dt pin. Table 4 lists typical rise times as a function of capacitance.

| R _{LIMIT} (Ω) | 10 | 22 | 51 | 75 | 100 |
|------------------------|------|------|------|------|------|
| Trip Current (A) | 2.31 | 2.18 | 2.05 | 2.00 | 1.99 |
| Hold Current (A) | 1.45 | 1.10 | 0.71 | 0.56 | 0.47 |

Table 3: Current Limit vs. Current Limit Resistor (V_{CC}=5V, Direct Current Sensing)

| R _{LIMIT} (Ω) | 22 | 51 | 75 | 100 | 220 |
|------------------------|------|------|------|------|------|
| Trip Current (A) | 4.31 | 3.10 | 2.69 | 2.52 | 2.31 |
| Hold Current (A) | 2.79 | 1.29 | 0.91 | 0.78 | 0.40 |

Table 4: Rise Time vs. Cdv/dt

| C _{dv/dt} | 330pF | 1nF | 3.3nF | 6.8nF |
|-------------------------|-------|-----|-------|-------|
| Rise Time (typ., ms) | 1.1 | 3 | 9.4 | 19.2 |

* Notes: Rise Time = K_{RT} *(50pF+C_{dv/dt}), K_{RT} =2.8E6

The "rise time" is measured by from 10% to 90% of output voltage.





Figure 2—Rise Time




PCB Layout

PCB layout is very important to achieve stable operation. Please follow these guidelines and use Figure 3 as reference.

- Place RLIMIT close to the I-limit pin
- Place C_{dv/dt} close to dv/dt pin
- Place the input capacitor close to the V_{CC} pin.
- Leave the N/C pin floating.
- Place vias in the thermal pad and provide enough copper area near the V_{CC} pin and Source pin for thermal dissipation.







Bottom Layer Figure 3: PCB Layout

Design Example

Below is a direct-current-sensing design example following the application guidelines for the given specifications:

| Table 5: Design Example | | | |
|-------------------------|------|--|--|
| V _{IN} | 5V | | |
| Trip Current | 4.3A | | |
| Hold Current | 2.8A | | |

Figure 5 shows the application schematic. The Typical Performance Characteristics section shows the circuit waveforms. For more device applications, please refer to the related Evaluation Board Datasheet.



TYPICAL APPLICATION CIRCUITS




Figure 4: Typical Application Schematic with Kelvin Current Sensing





Figure 5: Typical Application Schematic with Direct Current Sensing



PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.