## MP2105 Step－Down Converter

The Future of Analog IC Technology

## DESCRIPTION

The MP2105 is a 1 MHz constant frequency， current mode，PWM step－down converter．The device integrates a main switch and a synchronous rectifier for high efficiency without an external Schottky diode．It is ideal for powering portable equipment that runs from a single cell Lithium－Ion（Li＋）battery．The MP2105 can supply 800 mA of load current from a 2.5 V to 6 V input voltage．The output voltage can be regulated as low as 0.6 V ．The MP2105 can also run at $100 \%$ duty cycle for low dropout applications．
The MP2105 is available in a low profile（1mm） 5 －pin，TSOT and 10－pin，MSOP packages．

## FEATURES

－High Efficiency：Up to $95 \%$
－ 1 MHz Constant Switching Frequency
－ 800 mA Available Load Current
－ 2.5 V to 6 V Input Voltage Range
－Output Voltage as Low as 0.6 V
－ $100 \%$ Duty Cycle in Dropout
－Current Mode Control
－Short Circuit Protection
－Thermal Fault Protection
－$<0.1 \mu \mathrm{~A}$ Shutdown Current
－Space Saving 5－Pin TSOT23 and 10－pin MSOP Packages

## APPLICATIONS

－Cellular and Smart Phones
－Microprocessors and DSP Core Supplies
－PDAs
－MP3 Players
－Digital Still and Video Cameras
－Portable Instruments
All MPS parts are lead－free and adhere to the RoHS directive．For MPS green status，please visit MPS website under Products，Quality Assurance page． ＂MPS＂and＂The Future of Analog IC Technology＂are registered trademarks of Monolithic Power Systems，Inc．

## TYPICAL APPLICATION




# ORDERING INFORMATION 

| Part Number | Package | Top Marking | Free Air Temperature $\left(T_{A}\right)$ |
| :---: | :---: | :---: | :---: |
| MP2105DJ* | TSOT23-5 | C 5 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MP2105DK** | MSOP10 | 2105 D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

* For Tape \& Reel, add suffix -Z (g. MP2105DJ-Z).

For RoHS compliant packaging, add suffix -LF (e.g. MP2105DJ-LF-Z)
** For Tape \& Reel, add suffix -Z (g. MP2105DK-Z).
For RoHS compliant packaging, add suffix -LF (e.g. MP2105DK-LF-Z)
PACKAGE REFERENCE


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

$\mathrm{V}_{\text {IN }}$ to GND............................................ V to +6.5 V
$\mathrm{V}_{\text {sw }}$ to GND.................................... V to $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$
$\mathrm{V}_{\mathrm{FB}}, \mathrm{V}_{\text {EN }}$ to $\mathrm{GND}^{2} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ V ~ t o ~+6.5 V ~$
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right){ }^{(2)}$
TSOT23-5.................................................0.56W
MSOP10.....................................................0.83W
Junction Temperature............................... $+150^{\circ} \mathrm{C}$
Lead Temperature.................................... $+260^{\circ} \mathrm{C}$
Storage Temperature................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Recommended Operating Conditions ${ }^{(3)}$
Supply Voltage Vin.................................... V to 6V
Output Voltage Vout................................... V to 6 V
Operating Junct. Temp........... .. $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance ${ }^{(4)} \quad \boldsymbol{\theta}_{J A} \quad \boldsymbol{\theta}_{J C}$

TSOT23-5..............................220......110.. ${ }^{\circ} \mathrm{C} / \mathrm{W}$ MSOP10 ................................ 150 ..... 65.... ${ }^{\circ} \mathrm{C} / \mathrm{W}$

## Notes:

1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_{J}(M A X)$, the junction-toambient thermal resistance $\theta_{\mathrm{JA}}$, and the ambient temperature $\mathrm{T}_{\mathrm{A}}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{D}(M A X)=\left(T_{J}\right.$ $\left.(\mathrm{MAX})-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS ${ }^{(5)}$

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current |  | $\mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {FB }}=0.65 \mathrm{~V}$ |  | 440 | 600 | $\mu \mathrm{A}$ |
| Shutdown Current |  | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=6 \mathrm{~V}$ |  | 0.10 | 1 | $\mu \mathrm{A}$ |
| IN Undervoltage Lockout Threshold |  | Rising Edge | 2.15 | 2.30 | 2.40 | V |
| IN Undervoltage Lockout Hysteresis |  |  |  | 55 |  | mV |
| Regulated FB Voltage | $V_{\text {FB }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.588 | 0.600 | 0.612 | V |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.582 | 0.600 | 0.618 |  |
| FB Input Bias Current |  | $\mathrm{V}_{\mathrm{FB}}=0.65 \mathrm{~V}$ | -50 | 0.5 | +50 | nA |
| PFET On Resistance |  | $\mathrm{Isw}=100 \mathrm{~mA}$ |  | 0.42 |  | $\Omega$ |
| NFET On Resistance |  | $\mathrm{I}_{\text {sw }}=-100 \mathrm{~mA}$ |  | 0.26 |  | $\Omega$ |
| SW Leakage Current |  | $\begin{aligned} & \mathrm{V}_{\text {EN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=6 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SW }}=0 \mathrm{~V} \text { or } 6 \mathrm{~V} \end{aligned}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| PFET Current Limit |  | Duty Cycle $=100 \%$, <br> Current Pulse Width < 1 ms | 1.2 | 1.6 |  | A |
| Oscillator Frequency | fosc |  | 0.85 | 1.05 | 1.3 | MHz |
| Thermal Shutdown Trip Threshold |  |  |  | 145 |  | ${ }^{\circ} \mathrm{C}$ |
| EN Trip Threshold |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 0.3 | 0.96 | 1.5 | V |
| EN Input Current |  | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ to 6 V | -1 |  | +1 | $\mu \mathrm{A}$ |

## Notes:

5) $100 \%$ production test at $+25^{\circ} \mathrm{C}$. Specifications over the temperature range are guaranteed by design and characterization.

## PIN FUNCTIONS

| MSOP <br> Pin \# | TSOT <br> Pin \# | Name | Description |
| :---: | :---: | :---: | :--- |
| 8 | 1 | EN | Regulator Enable Control Input. Drive EN above 1.5V to turn on the MP2105. <br> Drive EN below 0.3V to turn it off (shutdown current < $0.1 \mu \mathrm{~A}$ ). |
| 3 | 2 | GND | Ground. |
| 9 | 3 | SW | Power Switch Output. Inductor connection to drains of the internal PFET and <br> NFET switches. |
| 1 | 4 | IN | Supply Input. Bypass to GND with a $2.2 \mu \mathrm{~F}$ or greater ceramic capacitor. |
| 5 | 5 | FB | Feedback Input. Connect FB to the center point of the external resistor divider. <br> The feedback threshold voltage is 0.6 V. |
| $2,4,6,7$ |  | NC | No Connect |
| 10 |  | PGND | Power Ground |

## TYPCIAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C} 1=4.7 \mu \mathrm{~F}, \mathrm{C} 3=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


MP2105-EC01
Feedback Voltage vs
Temperature


MP2105-TPC01

## Load Transient

(lout $=0 \mathrm{~mA}$ to 500 mA step)


MP2105-TPC03


MP2105-EC02
Switching Frequency vs Temperature


MP2 105-TPC02

## Light Load Operation


$0.4 \mu \mathrm{~s} / \mathrm{div}$.

TYPCIAL PERFORMANCE CHARACTERISTICS (continued)
$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C} 1=4.7 \mu \mathrm{~F}, \mathrm{C} 3=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


## Short Circuit Protection

 (No Load)



Short Circuit Recovery (No Load)

## OPERATION

The MP2105 is a constant frequency current mode PWM step－down converter．The MP2105 is optimized for low voltage，Li－Ion battery powered applications where high efficiency and small size are critical．The MP2105 uses an external resistor divider to set the output voltage from 0.6 V to 6 V ．The device integrates both a main switch and a synchronous rectifier， which provides high efficiency and eliminates
an external Schottky diode．The MP2105 can achieve $100 \%$ duty cycle．The duty cycle D of a step－down converter is defined as：

$$
\mathrm{D}=\mathrm{T}_{\mathrm{ON}} \times \mathrm{f}_{\mathrm{OSC}} \times 100 \% \approx \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \times 100 \%
$$

where Ton is the main switch on time，and fosc is the oscillator frequency $(1 \mathrm{MHz})$ ．


Figure 1—Function Block Diagram

## Current Mode PWM Control

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limit for superior load and line response and protection of the internal main switch and synchronous rectifier. The MP2105 switches at a constant frequency ( $1 \mathrm{MHz} \mathrm{)} \mathrm{and} \mathrm{regulates} \mathrm{the}$ output voltage. During each cycle the PWM comparator modulates the power transferred to the load by changing the inductor peak current based on the feedback error voltage. During normal operation, the main switch is turned on for a certain time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error voltage. When the main switch is off, the synchronous rectifier will be turned on immediately and stay on until either the next cycle starts.

## Dropout Operation

The MP2105 allows the main switch to remain on for more than one switching cycle and increases the duty cycle while the input voltage is dropping close to the output voltage. When the duty cycle reaches $100 \%$, the main switch is held on continuously to deliver current to the output up to
the PFET current limit. The output voltage then is the input voltage minus the voltage drop across the main switch and the inductor.

## Short Circuit Protection

The MP2105 has short circuit protection. When the output is shorted to ground, the oscillator frequency is reduced to prevent the inductor current from increasing beyond the PFET current limit. The PFET current limit is also reduced to lower the short circuit current. The frequency and current limit will return to the normal values once the short circuit condition is removed and the feedback voltage reaches 0.6 V .

## Maximum Load Current

The MP2105 can operate down to 2.5 V input voltage; however the maximum load current decreases at lower input due to large IR drop on the main switch and synchronous rectifier. The slope compensation signal reduces the peak inductor current as a function of the duty cycle to prevent sub-harmonic oscillations at duty cycles greater than $50 \%$. Conversely the current limit increases as the duty cycle decrease

## PPLICATION INFORMATION

## Output Voltage Setting

The external resistor divider sets the output voltage (see Figure 3). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1).
Choose R1 around $500 \mathrm{k} \Omega$ for optimal transient response. R2 is then given by:

$$
\mathrm{R} 2=\frac{\mathrm{R} 1}{\frac{\mathrm{~V}_{\text {OUT }}}{0.6 \mathrm{~V}}-1}
$$

Table 1—Resistor Selection vs. Output Voltage Setting

| $\mathbf{V}_{\text {OUT }}$ | R1 | R2 |
| :---: | :---: | :---: |
| 1.2 V | $499 \mathrm{k} \Omega(1 \%)$ | $499 \mathrm{k} \Omega(1 \%)$ |
| 1.5 V | $499 \mathrm{k} \Omega(1 \%)$ | $332 \mathrm{k} \Omega(1 \%)$ |
| 1.8 V | $499 \mathrm{k} \Omega(1 \%)$ | $249 \mathrm{k} \Omega(1 \%)$ |
| 2.5 V | $499 \mathrm{k} \Omega(1 \%)$ | $158 \mathrm{k} \Omega(1 \%)$ |

Inductor Selection
A $1 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ inductor with DC current rating at least $25 \%$ higher than the maximum load current is recommended for most applications. For best efficiency, the inductor DC resistance shall be $<200 \mathrm{~m} \Omega$. See Table 2 for recommended inductors and manufacturers. For most designs, the inductance value can be derived from the following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }} \times \Delta \mathrm{I}_{\mathrm{L}} \times \mathrm{f}_{\mathrm{OSC}}}
$$

where $\Delta I_{L}$ is Inductor Ripple Current. Choose inductor ripple current approximately $30 \%$ of the maximum load current, 800 mA .
The maximum inductor peak current is:

$$
\mathrm{I}_{\mathrm{L}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{LOAD}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

Under light load conditions below 100 mA , larger inductance is recommended for improved efficiency. Table 3 lists inductors recommended for this purpose.

Table 2—Suggested Surface Mount Inductors

| Manufacturer | Part Number | Inductance ( $\mu \mathrm{H}$ ) | Max DCR ( $\Omega$ ) | Saturation Current (A) | Dimensions L x W x H ( $\mathrm{mm}^{3}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Coilcraft | D01605T-472 | 4.7 | 0.150 | 1.20 | $5.4 \times 4.2 \times 1.8$ |
| Toko | D52LC | 4.7 | 0.087 | 1.14 | $5 \times 5 \times 2$ |
| Sumida | CR43-4R7 | 4.7 | 0.109 | 1.15 | $4.3 \times 4.8 \times 3.5$ |

Table 3—Inductors for Improved Efficiency at $\mathbf{2 5 m A}$, 50 mA , under 100 mA Load.

| Manufacturer | Part Number | Inductance ( $\boldsymbol{\mu H}$ ) | Max DCR ( $\Omega$ ) | Saturation <br> Current (A) | I RMs $^{(A)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Coilcraft | DO1605T- |  |  |  |  |
| 103MX | 10 | 0.3 | 1.0 | 0.9 |  |
| Murata | LQH4C100K04 | 10 | 0.2 | 1.2 | 0.8 |
| Sumida | CR32-100 | 10 | 0.2 | 1.0 | 0.7 |
| Sumida | CR54-100 | 10 | 0.1 | 1.2 | 1.4 |

## Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency shall be less than input source impedance to prevent high frequency switching current passing to the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR
applications, a $4.7 \mu \mathrm{~F}$ capacitor is sufficient.

## Output Capacitor Selection

The output capacitor keeps output voltage ripple small and ensures regulation loop stable. The output capacitor impedance shall be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended. The output ripple $\Delta \mathrm{V}_{\text {out }}$ is approximately:


## PCB layout guide

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance.

If change is necessary, please follow these guidelines and take figure 2 for reference.

1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side MOSFET and low-side MOSFET.
2) Bypass ceramic capacitors are suggested to be put close to the Vin Pin.
3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
4) Route SW away from sensitive analog areas such as FB.
5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.


Figure 2 -MP2105 Typical Application Circuit

Top Layer


Bottom Layer


Figure 3-MP2105 Suggested Layout (TQFN)

## PACKAGE INFORMATION

TSOT23－5


NOTE：


DETAIL＂A＂

1）ALL DIMENSIONS ARE IN MILLIMETERS．
2）PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH， PROTRUSION OR GATE BURR．
3）PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION．
4）LEAD COPLANARITY（BOTTOM OF LEADS AFTER FORMING） SHALL BE 0.10 MILLIMETERS MAX．
5）DRAWING CONFORMS TO JEDEC MO－193，VARIATION AA．
6）DRAWING IS NOT TO SCALE．


## TOP VIEW



NOTE：
1）CONTROL DIMENSION IS IN INCHES．DIMENSION IN BRACKET IS IN MILLIMETERS．
2）PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH， PROTRUSION OR GATE BURR．
3）PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION．
4）LEAD COPLANARITY（BOTTOM OF LEADS AFTER FORMING） SHALL BE 0．004＂INCHES MAX．
5）PIN 1 IDENTIFICATION HAS THE HALF OR FULL CIRCLE OPTION．
6）DRAWING MEETS JEDEC MO－817，VARIATION BA．
7）DRAWING IS NOT TO SCALE．

## RECOMMENDED LAND PATTERN

NOTICE：The information in this document is subject to change without notice．Please contact MPS for current specifications． Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application．MPS will not assume any legal responsibility for any said applications．

