

MP1475 High-Efficiency, 3A, 16V, 500kHz Synchronous, Step-Down Converter

The Future of Analog IC Technology

DESCRIPTION

The MP1475 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution to achieve a 3A continuous output current with excellent load and line regulation over a wide input supply range. The MP1475 has synchronous mode operation for higher efficiency over the output current load range.

Current-mode operation provides fast transient response and eases loop stabilization.

Full protection features include over-current protection and thermal shut down.

The MP1475 requires a minimal number of readily-available standard external components, and is available in a space-saving 8-pin TSOT23 package.

FEATURES


- Wide 4.5V-to-16V Operating Input Range
- 80m Ω /30m Ω Low R_{DS(ON)} Internal Power MOSFETs
- High-Efficiency Synchronous Mode
 Operation
- Fixed 500kHz Switching Frequency
- Synchronizes from a 200kHz-to-2MHz External Clock
- Power-Save Mode at light load
- Internal Soft-Start
- Power Good Indicator
- OCP Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-pin TSOT-23 Package

APPLICATIONS

- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- Distributed Power Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION






ORDERING INFORMATION

Part Number*	Package	Top Marking	
MP1475DJ	TSOT-23-8	ADP	

* For Tape & Reel, add suffix –Z (e.g. MP1475DJ–Z); For RoHS Compliant Packaging, add suffix –LF (e.g. MP1475DJ–LF–Z)



ABSOLUTE MAXIMUM RATINGS (1)

V _{IN}	V to 17V		
V _{SW}			
-0.3V (-5V for <10ns) to 17V (19V for <10ns			
V _{BST}	V _{SW} +6V		
All Other Pins	0.3V to 6V ⁽²⁾		
Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(3)}$			
	1.25W		
Junction Temperature	150°C		
Lead Temperature	260°C		
Storage Temperature	-65°C to 150°C		

Thermal Resistance $^{(5)}$ θ_{JA}

TSOT-23-8 100 55... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) About the details of EN pin's ABS MAX rating, please refer to Page 9, Enable/SYNC control section.

 $\theta_{\rm JC}$

- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS ⁽⁶⁾

 V_{IN} = 12V, T_A = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units	
Supply Current (Shutdown)	I _{IN}	V _{EN} = 0V		7		μA	
Supply Current (Quiescent)	lq	V _{EN} = 2V, V _{FB} = 1V		0.6	1	mA	
HS Switch-On Resistance	HS _{RDS-ON}	V _{BST-SW} =5V		80		mΩ	
LS Switch-On Resistance	LS _{RDS-ON}	V _{CC} =5V		30		mΩ	
Switch Leakage	SW _{LKG}	V _{EN} = 0V, V _{SW} =12V			1	μA	
Current Limit ⁽⁶⁾	I _{LIMIT}	Under 40% Duty Cycle	4.2	5		A	
Oscillator Frequency	f _{SW}	V _{FB} =0.75V	430	500	570	kHz	
Fold-Back Frequency	f _{FB}	V _{FB} <400mV		0.25		f _{SW}	
Maximum Duty Cycle	D _{MAX}	V _{FB} =700mV	90	95		%	
Minimum On Time ⁽⁶⁾	τ _{ON_MIN}			40		ns	
Sync Frequency Range	f _{SYNC}		0.2		2	MHz	
Feedback Voltage	V	T _A =25°C	791	807	823	m\/	
reeuback voltage	V _{FB}	-40°C <t<sub>A<85°C ⁽⁷⁾</t<sub>	787	807	827	- mV	
Feedback Current	I _{FB}	V _{FB} =820mV		10	50	nA	
EN Rising Threshold	V _{EN_RISING}		1.2	1.4	1.6	V	
EN Falling Threshold	V _{EN_FALLING}		1.1	1.25	1.4	V	
EN Input Current	I _{EN}	V _{EN} =2V		2		μA	
		V _{EN} =0		0		μA	
EN Turn-Off Delay	EN _{td-off}			5		μs	
Power-Good Rising Threshold	PG _{vth-Hi}			0.9		V _{FB}	
Power-Good Falling Threshold	PG _{vth-Lo}			0.85		V _{FB}	
Power-Good Delay	PG _{Td}			0.4		ms	
Power-Good Sink Current Capabilily	V _{PG}	Sink 4mA			0.4	V	
Power-Good Leakage Current	I _{PG-LEAK}				1	μA	
VIN Under-Voltage Lockout Threshold-Rising	INUV _{Vth}		3.7	3.9	4.1	V	
VIN Under-Voltage Lockout Threshold-Hysteresis	INUV _{HYS}			650		mV	
VCC Regulator	V _{CC}			5		V	
VCC Load Regulation		I _{cc} =5mA		3		%	
Soft-Start Period	τ _{SS}			1.2		ms	
Thermal Shutdown (6)				150		°C	
Thermal Hysteresis (6)				20		°C	

Notes:

6) Guaranteed by design.

7) Not tested in production and guaranteed by over-temperature correlation.



Load Regulation Line Regulation **Peak Current** V_{IN}=5V-16V vs. Duty Cycle VIN=5-16V, IOUT=0-3A NORMALIZED OUTPUT VOLTAGE (%) NORMALIZED OUTPUT VOLTAGE (%) 0.5 0.3 5.9 V_{IN}=12V I_{OUT}=0A 0.2 5.5 0.3 PEAK CURRENT (A) V_{IN}=16V 0.1 5.1 0.1 I_{OUT}=1.5Å 0 4.7 VIN=5V -0.1 -0.1 4.3 X I_{OUT}=3A -0.3 -0.2 3.9 -0.3 -0.5 3.5 5 6 7 8 9 10 11 12 13 14 15 16 0.0 0.5 1.0 1.5 2.0 2.5 3.0 30 40 20 50 OUTPUT CURRENT (A) INPUT VOLTAGE(V) DUTY CYCLE (%) **Disabled Supply Current Enabled Supply Current** vs. Input Voltage vs. Input Voltage V_{FB}=1V V_{EN}=0V 20 800 DISABLE SUPPLY CURRENT (µA) ENABLE SUPPLY CURRENT (µA) 17 750 14 700 11 650 8 5 600 2 550 -1 500 -4 450 -7 -10 400 0 5 10 15 20 4 6 8 10 12 14 16 18 INPUT VOLTAGE(V) INPUT VOLTAGE(V)

TYPICAL CHARACTERISTICS


 V_{IN} = 12V, V_{OUT} = 3.3V, L=4.7µH, T_A = 25°C, unless otherwise noted.

60



TYPICAL PERFORMANCE CHARACTERISTICS


Performance waveforms are tested on the evaluation board of the Design Example section. $V_{IN} = 12V$, $V_{OUT} = 3.3V$, L=4.7µH, T_A = 25°C, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 12V, V_{OUT} = 3.3V, L=5.5µH, T_A = 25°C, unless otherwise noted.





PIN FUNCTIONS

Package Pin #	Name	Description		
1	PG	Power Good Output. The output of this pin is an open drain that goes high if the output voltage exceeds 90% of the normal voltage. There is a 0.4ms delay between when FB≥90% to when the PG pin goes high.		
2	IN	Supply Voltage. The IN pin supplies power for internal MOSFET and regulator. The MP1475 operates from a +4.5V to +16V input rail. Requires a low-ESR, and low inductance capacitor (C1) to decouple the input rail. Place the input capacitor very close to this pin and connect it with wide PCB traces and multiple vias to make the connection.		
3	SW	Switch Output. Connect this pin to the inductor and bootstrap capacitor. This pin is drivup to V_{IN} by the high-side switch during the PWM duty cycle ON-time. The inductor curr drives the SW pin negative during the OFF-time. The ON-resistance of the low-side swi and the internal body diode fixes the negative voltage. Connect using wide PCB trace and multiple vias.		
4	GND	System Ground. Reference ground of the regulated output voltage. PCB layout requires extra care. For best results connect to GND with copper and vias.		
5	BST	Bootstrap. Requires a capacitor connected between SW and BST pins is required to form a floating supply across the high-side switch driver.		
6	EN/SYNC Enable. EN=high to enable the MP1475. Apply an external clock to change the switch frequency. For automatic start-up, connect EN pin to V_{IN} with an 100k Ω resistor.			
7	VCC	CC Internal 5V LDO output. Powers the driver and control circuits are powered from this voltage. Decouple with a 0.1μ F- 0.22μ F capacitor. Do not use a capacitor ≥ 0.22μ F.		
8FBthe output voltage. The frequency fold-back con when the FB voltage is below 400mV to prevent con		Feedback. Connect to the tap of an external resistor divider from the output to GND to set the output voltage. The frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 400mV to prevent current limit runaway during a short-circuit fault condition. Place the resistor divider as close to the FB pin as possible. Avoid placing vias on the FB traces.		



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP1475 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. It offers a very compact solution that achieves a 3A continuous output current with excellent load and line regulation over a wide input supply range.

The MP1475 operates in a fixed-frequency, peak-current-control mode to regulate the output voltage. An internal clock initiates a PWM cycle. The integrated high-side power MOSFET turns on and remains on until the current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, within 95% of one PWM period, the current in the power MOSFET does not reach the value set by the COMP value, the power MOSFET is forced to turn off.

Internal Regulator

A 5V internal regulator powers most of the internal circuitries. This regulator takes the V_{IN} input and operates in the full V_{IN} range. When V_{IN} exceeds 5.0V, the output of the regulator is in full regulation. When V_{IN} is less than 5.0V, the output decreases, and the part requires a 0.1µF ceramic decoupling capacitor.

Error Amplifier

The error amplifier compares the FB pin voltage to the internal 0.807V reference (V_{REF}) and outputs a current proportional to the difference between the two. This output current then charges or discharges the internal compensation network to form the COMP voltage, which controls the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

Enable/SYNC control

EN/SYNC is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator; drive it low to turn it off. An internal $1M\Omega$ resistor from EN/SYNC to GND allows EN/SYNC to be floated to shut down the chip.

The EN pin is clamped internally using a 6.5V series-Zener-diode as shown in Figure 2. Connecting the EN input pin through a pullup resistor to the voltage on the IN pin limits the EN input current to less than 100μ A.

For example, with 12V connected to IN, $R_{PULLUP} \ge (12V - 6.5V) \div 100 \mu A = 55 k \Omega$.

Connecting the EN pin is directly to a voltage source without any pullup resistor requires limiting the amplitude of the voltage source to $\leq 6V$ to prevent damage to the Zener diode.




Figure 2: 6.5V Zener Diode Connection

For external clock synchronization, connect a clock with a frequency range between 200kHz and 2MHz 2ms after the output voltage is set: The internal clock rising edge will synchronize with the external clock rising edge. Select an external clock signal with a pulse width less than 1.7μ s.

Under-Voltage Lockout (UVLO)

The MP1475 has under-voltage lock-out protection (UVLO). When the VCC voltage exceeds the UVLO rising threshold voltage, the MP1475 will power up. It shuts off when the VCC voltage drops below the UVLO falling threshold voltage. This is non-latch protection.

The MP1475 is disabled when the input voltage falls below 3.25V. If an application requires a higher under-voltage lockout (UVLO) threshold, use the EN pin as shown in Figure 3 to adjust the input voltage UVLO by using two external resistors. For best results, set the UVLO falling threshold (VSTOP) above 4.5V using the enable resistors. Set the rising threshold (VSTART) to provide enough hysteresis to allow for any input supply variations.






Figure 3: Adjustable UVLO

Internal Soft-Start

The soft-start prevents the converter output voltage from overshooting during startup. When the chip starts, the internal circuitry generates a soft-start voltage (V_{SS}) that ramps up from 0V to 1.2V. When V_{SS} is less than V_{REF} , the error amplifier uses V_{SS} as the reference. When V_{SS} exceeds V_{REF} , the error amplifier uses V_{REF} , the error amplifier uses V_{REF} as the reference. The SS time is internally set to 1.2ms.

Power Good Indicator

MP1475 has an open drain pin as the powergood indicator (PG). Pull this up to VCC or another external source through a $100k\Omega$ resistor. When V_{FB} exceeds 90% of V_{REF}, PG switches goes high with 0.4ms delay time. If V_{FB} goes below 85% of V_{REF}, an internal MOSFET pulls the PG pin down to ground.

The internal circuit keeps the PG low once the input supply exceeds 1.2V.

Over-Current-Protection and Hiccup


The MP1475 has a cycle-by-cycle over-current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, the output voltage drops until V_{FB} is below the under-voltage (UV) threshold— typically 50% below the reference. Once UV is triggered, the MP1475 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is dead-shorted to ground, and greatly reduces the average short circuit current to alleviate thermal issues and protect the regulator. The MP1475 exits the hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die reaches temperatures that exceed 150°C, it shuts down the whole chip. When the temperature drops below its lower threshold, typically 130°C, the chip is enabled again.

Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, M1, R3, C4, L1 and C2 (Figure 4). If $(V_{IN}-V_{SW})$ exceeds 5V, U1 will regulate M1 to maintain a 5V BST voltage across C4. A 20 Ω resistor placed between SW and BST cap. is strongly recommended to reduce SW spike voltage.





Startup and Shutdown

If both V_{IN} and V_{EN} exceed their respective thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: V_{EN} low, V_{IN} low, and thermal shutdown. During the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.




APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage (see Typical Application on page 1). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Typical Application on page 1).

Choose R1 around $40k\Omega$. R2 is then given by:



The T-type network—as shown in Figure 5—is highly recommended when V_{OUT} is low.




Figure 5: T-Type Network

Table 1 lists the recommended T-type resistors value for common output voltages.

Voltages					
V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	Rt (kΩ)	Cf(pF)	L(µH)
1.0	20.5	84.5	82	15	2.2
1.2	30.1	61.9	82	15	2.2
1.8	40.2	32.4	33	15	3.3
2.5	40.2	19.1	33	15	3.3
3.3	40.2	13	16	15	4.7
5	40.2	7.68	16	15	4.7

Table 1: Resistor Selection for Common Output Voltages

Selecting the Inductor

Use $a1\mu$ H-to- 10μ H inductor with a DC current rating of at least 25% percent higher than the maximum load current for most applications. For highest efficiency, use an inductor with a DC resistance less than $15m\Omega$. For most designs, the inductance value can be derived from the following equation.

$$\mathbf{L}_{1} - \frac{\mathbf{V}_{\text{OUT}} \times (\mathbf{V}_{\text{IN}} - \mathbf{V}_{\text{OUT}})}{\mathbf{V}_{\text{IN}} \times \Delta \mathbf{I}_{\text{L}} \times \mathbf{f}_{\text{OSC}}}$$

Where ΔI_{L} is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Use a larger inductor for improved efficiency under light-load conditions—below 100mA.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, therefore requires a capacitor is to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Use ceramic capacitors with X5R or X7R dielectrics for best results because of their low ESR and small temperature coefficients. For most applications, use a 22µF capacitor.

Since C1 absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$\mathbf{I}_{C1} = \mathbf{I}_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worse case condition occurs at V_{IN} = $2V_{\text{OUT}},$ where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, add a small, high quality ceramic capacitor (e.g. 0.1μ F) placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated as:

$$\Delta \dot{V} = \frac{I_{\text{LOAD}}}{f_{\text{S}} \times C1} \times \frac{V_{\text{OUT}} \times (1 - V_{\text{OUT}})}{V_{\text{IN}} (1 - V_{\text{IN}})}$$



Selecting the Output Capacitor

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated as:

$$\Delta V = \frac{V_{\text{OUT}} \times^{I} 1 - \frac{V_{\text{OUT}} \times^{I} R}{V_{\text{I}} + \frac{V_{\text{OUT}}}{V_{\text{I}} + \frac{V_{\text{I}}}{V_{\text{I}} + \frac{V_{\text{OUT}}}{V_{\text{I}} + \frac{V_{\text{I}}}{V_{\text{I}} + \frac{V_{\text{I}}}{V_{\text{I}} + \frac{V_{\text{I}}}{V_{\text{I}} + \frac{V_{\text{OUT}}}{V_{\text{I}} + \frac{V_{\text{I}}}{V_{\text{I}} + \frac{V_{\text{I}}}{V_{I} + \frac{V_{\text{I}}}{V_{I}} + \frac{V_{\text{I}}}{V_{I} + \frac{V_{\text{I}}}{V_{I}} + \frac{V_{\text{I}}}{V_{I}} + \frac{V_{I}}}{V_{I} + \frac{V_{I}}}{V_{I} + \frac{V_{I}}}{V_{I} + \frac{V_{I}}}{V_{I} + \frac{V_{I}}{V_{I}} + \frac{V_{I}}}{V_{I} + \frac{V_{I}}{V_{I}} + \frac{V_{I}}}{V_{I} +$$

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and the capacitance causes the majority of the output voltage ripple. For simplification, the output voltage ripple can be estimated as:

$$\Delta V_{\text{out}} = \frac{1}{8 \times \xi^2 \times L_1 \times C2} \begin{bmatrix} V \\ V_{\text{IN}} \end{bmatrix}$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{s} \left(\begin{array}{c} 1 - V_{\text{OUT}} \\ 1 - V_{\text{OUT}} \end{array} \right) \times R_{\text{EST}}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP1475 can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

An external bootstrap diode can enhance the efficiency of the regulator given the following conditions:

- V_{OUT} is 5V or 3.3V; and _{VOUT}
- Duty cycle is high. D- VINI >65%

In these cases, add an external BST diode from




Figure 6: Optional External Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the BST capacitor value is $0.1 \mu F$ to $1 \mu F.$




PC Board Layout (8)


PCB layout is very important to achieve stable operation especially for VCC capacitor and input capacitor placement. For best results, follow these guidelines:

- 1. Use large ground plane directly connect to GND pin. Add vias near the GND pin if bottom layer is ground plane.
- Place the VCC capacitor to VCC pin and GND pin as close as possible. Make the trace length of VCC pin-VCC capacitor anode-VCC capacitor cathode-chip GND pin as short as possible.
- Place the ceramic input capacitor close to IN and GND pins. Keep the connection of input capacitor and IN pin as short and wide as possible.
- 4. Route SW, BST away from sensitive analog areas such as FB. It's not recommended to route SW, BST trace under chip's bottom side.
- 5. Place the T-type feedback resistor R6 close to chip to ensure the trace which connects to FB pin as short as possible

Notes:

8) The recommended layout is based on the Figure 7 Typical Application circuit on the next page.





Design Example

Below is a design example following the application guidelines for the specifications:


Table 2: Design Example


V _{IN}	12V
V _{OUT}	3.3V
lo	3A


The detailed application schematic is shown in Figure 8. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related Evaluation Board Datasheets.





TYPICAL APPLICATION CIRCUITS
































PACKAGE INFORMATION







TOP VIEW




RECOMMENDED LAND PATTERN





FRONT VIEW





DETAIL "A"

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS
 PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
 PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO193, VARIATION BA
 DRAWING IS NOT TO SCALE
 PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not