

# **Fast Turn-off Intelligent Controller**

### The Future of Analog IC Technology

### DESCRIPTION

The MP6902 is a Low-Drop Diode Emulator IC for Flyback converters which combined with an external switch replaces Schottky rectification diodes for high efficiency. The chip regulates the forward drop of an external switch to about 70mV and switches it off as soon as the voltage becomes negative. MP6902 has a light-load sleep mode that reduces the quiescent current to <300uA.

### **FEATURES**

- Supports DCM and Quasi-Resonant Flyback Converters
- Works with 12V Standard and 5V Logic Level FETS
- Compatible with Energy Star, 1W Standby Requirements
- V<sub>DD</sub> Range From 8V to 24V
- 70mV V<sub>DS</sub> Regulation Function (1)
- Fast Turn-off Total Delay of 20ns
- Max 400kHz Switching Frequency
- Light Load Mode Function <sup>(1)</sup> with <300μA Quiescent Current
- Supports High-side and Low-side Rectification
- Power Savings of Up to 1.5W in a Typical Notebook Adapter

### **APPLICATIONS**

- Industrial Power Systems
- Distributed Power Systems
- Battery Powered Systems
- Flyback Converters


All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

#### Notes:

Related issued patent: US Patent US8,067,973; US8,400,790.
 CN Patent ZL201010504140.4; ZL200910059751.X. Other patents pending.

### TYPICAL APPLICATION






### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP6902DS	SOIC8	MP6902DS

\* For Tape & Reel, add suffix –Z (e.g. MP6902DS–Z);

For RoHS Compliant Packaging, add suffix -LF; (e.g. MP6902DS-LF-Z)

### PACKAGE REFERENCE



### **ABSOLUTE MAXIMUM RATINGS (2)**

V <sub>DD</sub> to V <sub>SS</sub>	V to +27V
PGND to V <sub>SS</sub>	V to +0.3V
V <sub>G</sub> to V <sub>SS</sub>	0.3V to V <sub>CC</sub>
V <sub>D</sub> to V <sub>SS</sub>	V to +180V
LL, EN to V <sub>SS</sub>	V to +6.5V
Maximum Operating Frequency.	400 kHz
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(3)}$
	1.4W
Junction Temperature	150°C
Lead Temperature (Solder)	260°C
Storage Temperature	-55°C to +150°C

### 

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
SOIC8	90	. 45°C/W	1

#### Notes:

- 2) Exceeding these ratings may damage the device.
  - The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/ θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 12V,  $T_A$ = +25°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> Voltage Range			8		24	V
V <sub>DD</sub> UVLO Rising			5.0	6.0	7.0	V
V <sub>DD</sub> UVLO Hysteresis			0.8	1	1.2	V
Operating Current	I <sub>cc</sub>	C <sub>LOAD</sub> =5nF, F <sub>SW</sub> =100kHz		8	10	mA
Quiescent Current	Iq	$V_{SS}-V_D=0.5V$		2	3	mA
Object designs Operated		V <sub>DD</sub> =4V		210	255	
Shutdown Current		V <sub>DD</sub> =20V, EN=0V		375	440	μA
Light-load Mode Current				290	380	μA
Thermal Shutdown				150		°C
Thermal Shutdown Hysteresis				30		്
Enable UVLO Rising			1.1	1.5	1.9	V
Enable UVLO Hysteresis				0.2	0.4	V
Internal Pull-up Current On EN Pin				10	15	μA
CONTROL CIRCUITRY SECTION	ÒN					
V <sub>SS</sub> –V <sub>D</sub> Forward Voltage	$V_{\text{fwd}}$		55	70	85	mV
	T <sub>Don</sub>	C <sub>LOAD</sub> = 5nF		150		ns
Turn-on Delay	T <sub>Don</sub>	C <sub>LOAD</sub> = 10nF		250		ns
Input Bias Current On V <sub>D</sub> Pin		V <sub>D</sub> = 180V			1	μA
Minimum On-time (5)	T <sub>MIN</sub>	C <sub>LOAD</sub> = 5nF		1.6		μs
Light-load-enter Delay	T <sub>LL-Delay</sub>	R <sub>LL</sub> =100kΩ		100		μs
Light-load-enter Pulse Width	T <sub>LL</sub>	R <sub>LL</sub> =100kΩ	1.3	1.75	2.2	μs
Light-load-enter Pulse Width Hysteresis	T <sub>LL-H</sub>	R <sub>LL</sub> =100kΩ		0.2		μs
Light-load Resistor Value	R <sub>LL</sub>		30		300	kΩ
Light-load Mode Exit Pulse Width Threshold (V <sub>DS</sub> )	V <sub>LL-DS</sub>		-400	-250	-150	mV
Light-load Mode Enter Pulse Width Threshold (V <sub>GS</sub> ) <sup>(6)</sup>	V <sub>LL-GS</sub>			1.0		V
GATE DRIVER SECTION						
V <sub>G</sub> (Low)		I <sub>LOAD</sub> =1mA		0.05	0.1	V
V (Liab)		V <sub>DD</sub> >17V	13	14	15	V
V <sub>G</sub> (High)		V <sub>DD</sub> <17V	V <sub>DD</sub> -2.2			
Turn-off Threshold (V <sub>SS</sub> -V <sub>D</sub> )				30		mV
Turn-off Propagation Delay		V <sub>D</sub> =V <sub>SS</sub>		15		ns
. 0	T <sub>Doff</sub>	$V_D$ =V <sub>SS</sub> , $C_{LOAD}$ =5nF, $R_{GATE}$ =0 $\Omega$		35		ns
Turn-off Total Delay	T <sub>Doff</sub>	$V_D$ =V <sub>SS</sub> , $C_{LOAD}$ =10nF, $R_{GATE}$ =0 $\Omega$		45		ns
Pull Down Impedance				1	2	Ω
Pull Down Current (6)		3V <v<sub>G&lt;10V</v<sub>		2		Α

#### Notes

<sup>6)</sup> Guaranteed by Design and Characterization.



## **PIN FUNCTIONS**


Pin #	Name	Description	
1	PGND	Power Ground, return for driver switch	
2	EN	Enable pin, active high	
3	LL	Light load timing setting. Connect a resistor to set the light load timing.	
4	VD	FET drain voltage sense	
5	VSS	Ground, also used as reference for VD	
6	VDD	Supply Voltage	
7	NC	No connection	
8	VG	Gate drive output	




### **TYPICAL PERFORMANCE CHARACTERISTICS**

### $V_{DD}$ = 12V, unless otherwise noted.


V<sub>FWD</sub> vs. Temperature



Turn off threshold vs. **Temperature** 





Quiescent Current vs. **Temperature** 




Shutdown Current vs. **Temperature** 

V<sub>DD</sub> UVLO Rising vs. **Temperature** 






### Operation in 90W Flyback Application



### Operation in 90W Flyback **Application**



7) See Figure 13 for the test circuit.



### **BLOCK DIAGRAM**




Figure 1—Function Block Diagram



### **OPERATION**

The MP6902 supports operation in DCM and Quasi-Resonant Flyback converters. The control circuitry controls the gate in forward mode and will turn the gate off when the MOSFET current is fairly low.

### **Blanking**

The control circuitry contains a blanking function. When it pulls the MOSFET on/off, it makes sure that the on/off state at least lasts for some time. The turn on blanking time is ~1.6us, which determines the minimum on-time. During the turn on blanking period, the turn off threshold is not totally blanked, but changes the threshold voltage to ~+50mV (instead of -30mV). This assures that the part can always be turned off even during the turn on blanking period. (Albeit slower)

### **VD Clamp**

Because  $V_D$  can go as high as 180V, a High-Voltage JFET is used at the input. To avoid excessive currents when Vg goes below -0.7V, a small resistor is recommended between  $V_D$  and the drain of the external MOSFET.

### **Under-Voltage Lockout (UVLO)**

When the VDD is below UVLO threshold, the part is in sleep mode and the Vg pin is pulled low by a 10k  $\Omega$  resistor.

#### **Enable pin**

If EN is pulled low, the part is in sleep mode.

#### Thermal shutdown

If the junction temperature of the chip exceeds 170°C, the Vg will be pulled low and the part stops switching. The part will return to normal function after the junction temperature has dropped to 120°C.

#### **Thermal Design**

If the dissipation of the chip is higher than 100mW due to switching frequencies above 100kHz.

#### **Turn-on Phase**

When the synchronous MOSFET is conducting, current will flow through its body diode which generates a negative Vds across it. Because this

body diode voltage drop (<-500mV) is much smaller than the turn on threshold of the control circuitry (-70mV), which will then pull the gate driver voltage high to turn on the synchronous MOSFET after about 150ns turn on delay (Defined in Figure 2).

As soon as the turn on threshold (-70mV) is triggered, a blanking time (Minimum on-time: ~1.6us) will be added during which the turn off threshold will be changed from -30mV to +50mV. This blanking time can help to avoid error trigger on turn off threshold caused by the turn on ringing of the synchronous MOSFET.




Figure 2—Turn on and Turn off delay

### **Conducting Phase**

When the synchronous MOSFET is turned on, Vds becomes to rise according to its on resistance, as soon as Vds rises above the turn on threshold (-70mV), the control circuitry stops pulling up the gate driver which leads the gate voltage is pulled down by the internal pull-down resistance ( $10k\Omega$ ) to larger the on resistance of synchronous MOSFET to ease the rise of Vds. By doing that, Vds is adjusted to be around -70mV even when the current through the MOS is fairly small, this function can make the driver voltage fairly low when the synchronous MOSFET is turned off to fast the turn off speed (this function is still active during turn on blanking time which means the gate driver could still be turned off even with very small duty of the synchronous MOSFET).



#### **Turn-off Phase**

When Vds rises to trigger the turn off threshold (-30mV), the gate voltage is pulled to low after about 20ns turn off delay (defined in Figure 2) by the control circuitry. Similar with turn-on phase, a 200ns blanking time is added after the synchronous MOSFET is turned off to avoid error trigger.

Figure 3 shows synchronous rectification operation at heavy load condition. Due to the high current, the gate driver will be saturated at first, during which the gate driver voltage is kept at  $\sim$ 2V lower than V<sub>DD</sub> (when V<sub>DD</sub>>16V, gate driver will be internal clamped at 14V). After Vds goes to above -70mV, gate driver voltage decreases to adjust the Vds to typical -70mV.

Figure 4 shows synchronous rectification operation at light load condition. Due to the low current, the gate driver voltage never saturates but begins to decrease as soon as the synchronous MOSFET is turned on and adjust the Vds.




Figure 3—Synchronous Rectification Operation at heavy load




Figure 4—Synchronous Rectification Operation at light load




Figure 5—Drain-Source and Gate Driver voltage on SR MOFET

Figure 5 shows the whole synchronous rectification waveform on drain-source voltage  $V_{\rm DS}$  and gate driver signal  $V_{\rm GS}$ . For safe operation of the IC, it is required:

$$V_{\text{OUT}} + V_{\text{IN}} / \ n + V_{\text{DS\_Spike}} \, < 180 V \ ^*k$$

Where 180V is the maximum voltage rating on  $V_D$  pin of MP6902,  $V_{IN}/V_{OUT}$  is the input/output DC voltage, n is the turn ratio from primary to secondary of the power transformer,  $V_{DS\_Spike}$  is the spike voltage on drain-source which is lead by leakage inductance, while k is the de-rating factor which is usually selected as  $0.7 \sim 0.8$ .

### **Light-load Latch-off Function**

The gate driver of MP6902 is latched to save the driver loss at light-load condition to improve efficiency. When the synchronous MOSFET's conducting period keeps lower than light load timing (T<sub>LL</sub>) for longer than the light-load-enter delay (T<sub>LL-Delay</sub>), MP6902 enters light-load mode and latches off the gate driver. Here the synchronous MOSFET's conducting period is from turn on of the gate driver to the moment when V<sub>GS</sub> drops to below 1V (V<sub>LL GS</sub>). During lightload mode, MP6902 monitors the synchronous MOSFET's body diode conducting period by sensing the time duration of the  $V_{\text{DS}}$  below -250mV(V<sub>LL DS</sub>). If it is longer than T<sub>LL</sub>+T<sub>LL-H</sub> (T<sub>LL-H</sub>, light-load-enter pulse width hysteresis), the lightload mode is finished and gate driver of MP6902 unlatched to restart the synchronous rectification.



For MP6902, the light load enter timing ( $T_{LL}$ ) is programmable by connecting a resistor ( $R_{LL}$ ) on LL pin, by monitoring the LL pin current (the LL pin voltage keeps at ~2V internally),  $T_{LL}$  is set as following:

$$T_{\text{LL}} \approx R_{\text{LL}} (k\Omega) \frac{2.2 \,\mu\text{s}}{100 k \,\Omega}$$

### **SR MOSFET Selection and Driver Ability**

The Power Mosfet selection proved to be a trade off between Ron and Qg. In order to achieve high efficiency, the Mosfet with smaller Ron is always preferred, while the Qg is usually larger with smaller Ron, which makes the turn-on/off speed lower and lead to larger power loss. For MP6902, because Vds is regulated at ~-70mV during the driving period, the Mosfet with too small Ron is not recommend, because the gate driver may be pulled down to a fairly low level with too small Ron when the Mosfet current is still fairly high, which make the advantage of the low Ron inconspicuous.

Figure 6 shows the typical waveform of QR flyback. Assume 50% duty cycle and the output current is  $I_{\rm OUT}$ .

To achieve fairly high usage of the Mosfet's Ron, it is expected that the Mosfet be fully turned on at least 50% of the SR conduction period:

$$Vds = -Ic \times Ron = -2 \cdot I_{OUT} \times Ron \le -Vfwd$$

Where  $V_{ds}$  is Drain-Source voltage of the Mosfet and  $V_{fwd}$  is the forward voltage threshold of MP6902, which is ~70mV.

So the Mosfet's Ron is recommended to be no lower than ~35/I<sub>OUT</sub> (m $\Omega$ ). (For example, for 5A application, the Ron of the Mosfet is recommended to be no lower than  $7m\Omega$ )

Figure 7 shows the corresponding total delay during turn-on period ( $t_{Total}$ , see Figure 2) with driving different Qg Mosfet by MP6902. From Figure 7, with driving a 120nC Qg Mosfet, the driver ability of MP6902 is able to pull up the gate driver voltage of the Mosfet to ~5V in 300ns as soon as the body diode of the Mosfet is conducting, which greatly save the turn-on power loss in the Mosfet's body diode.




Figure 6—Synchronous Rectification typical waveforms in QR Flyback




Figure 7—Total Turn-on Delay vs. Qg
Typical System Implementations




Figure 8— IC Supply derived directly from Output Voltage

Figure 8 shows the typical system implementation for the IC supply derived from output voltage, which is available in low-side rectification and the output voltage is recommended to be in the  $V_{DD}$  range of MP6902 (from 8V to 24V).

If output voltage is out of the  $V_{DD}$  range of MP6902 or high-side rectification is used, it is recommended to use an auxiliary winding from the power transformer for the IC supply, which is shown in Figure 9 and Figure.10.






Figure 9— IC Supply derived from Auxiliary Winding in Low-Side Rectification




Figure 10— IC Supply derived from Auxiliary Winding in High-Side Rectification

There is another non-auxiliary winding solution for the IC supply, which uses an external LDO circuit from the secondary transformer winding. See Figure.11 and Figure.12, compared with using auxiliary winding for IC supply, this solution has a bit higher power loss which is dissipate on the LDO circuit especially when the secondary winding voltage is high.




Figure 11— IC Supply derived from Secondary Winding through External LDO in Low-Side Rectification




Figure 12— IC Supply derived from Secondary Winding through External LDO in High-Side Rectification



## **TYPICAL APPLICATION CIRCUIT**





Figure 13—MP6902 for Secondary Synchronous Controller in 90W Flyback Application




### **PACKAGE INFORMATION**

# SOIC8




**TOP VIEW** 


**RECOMMENDED LAND PATTERN** 



**FRONT VIEW** 



**SIDE VIEW** 



**DETAIL "A"** 

### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.