

Value Line, 8-bit ultralow power MCU, 64-KB Flash, 256-bytes data EEPROM, RTC, LCD, timers,USART, I2C, SPI, ADC

Data brief

Features

- Operating conditions
 - Operating power supply: 1.8 V to 3.6 V
 - Temperature range: -40 °C to 85 °C
- Low power features
 - 5 low power modes: Wait, Low power run (5.9 µA), Low power wait (3 µA), Active-halt with full RTC (1.4 µA), Halt (400 nA)
 - Dynamic power consumption: 200 µA/MHz + 330 µA
 - Ultra-low leakage per I/O: 50 nA
 - Fast wakeup from Halt: 4.7 µs
- Advanced STM8 core
 - Harvard architecture and 3-stage pipeline
 - Max freq. 16 MHz, 16 CISC MIPS peak
 - Up to 40 external interrupt sources
- Reset and supply management
 - Low power, ultra-safe BOR reset with 5 programmable thresholds
 - Ultra low power POR/PDR
 - Programmable voltage detector (PVD)
- Clock management
 - 32 kHz and 1 to 16 MHz crystal oscillators
 - Internal 16 MHz factory-trimmed RC
 - 38 kHz low consumption RC
 - Clock security system
- Low power RTC
 - BCD calendar with alarm interrupt
 - Digital calibration with +/- 0.5ppm accuracy
 - Advanced anti-tamper detection
- LCD: 8x24 or 4x28 w/ step-up converter
- Memories
 - 64 KB Flash program memory and 256 bytes data EEPROM with ECC, RWW
 - Flexible write and read protection modes
 - 4 KB of RAM



- DMA
 - 4 channels supporting ADC, SPIs, I2C, USARTs, timers
 - 1 channel for memory-to-memory
- 12-bit ADC up to 1 Msps/28 channels
 - Internal reference voltage
- Timers
 - Three 16-bit timers with 2 channels (used as IC, OC, PWM), quadrature encoder
 - One 16-bit advanced control timer with 3 channels, supporting motor control
 - One 8-bit timer with 7-bit prescaler
 - 2 watchdogs: 1 Window, 1 Independent
 - Beeper timer with 1, 2 or 4 kHz frequencies
- Communication interfaces
 - Two synchronous serial interfaces (SPI)
 - Fast I²C 400 kHz SMBus and PMBus
 - Three USARTs (ISO 7816 interface + IrDA)
- Up to 54 I/Os, all mappable on interrupt vectors
- Development support
 - Fast on-chip programming and non-intrusive debugging with SWIM
 - Bootloader using USART

Contents

| | | |
|----------|--|-----------|
| 1 | Introduction..... | 6 |
| 2 | Description..... | 7 |
| 2.1 | Device overview..... | 8 |
| 2.2 | Ultra low power continuum..... | 9 |
| 3 | Functional overview..... | 10 |
| 3.1 | Low power modes..... | 11 |
| 3.2 | Central processing unit STM8..... | 12 |
| 3.2.1 | Advanced STM8 Core..... | 12 |
| 3.2.2 | Interrupt controller..... | 12 |
| 3.3 | Reset and supply management..... | 13 |
| 3.3.1 | Power supply scheme..... | 13 |
| 3.3.2 | Power supply supervisor..... | 13 |
| 3.3.3 | Voltage regulator..... | 13 |
| 3.4 | Clock management..... | 14 |
| 3.5 | Low power real-time clock..... | 15 |
| 3.6 | LCD (Liquid crystal display)..... | 16 |
| 3.7 | Memories..... | 16 |
| 3.8 | DMA..... | 16 |
| 3.9 | Analog-to-digital converter..... | 17 |
| 3.10 | System configuration controller and routing interface..... | 17 |
| 3.11 | Timers..... | 17 |
| 3.11.1 | TIM1 - 16-bit advanced control timer..... | 18 |
| 3.11.2 | 16-bit general purpose timers..... | 18 |
| 3.11.3 | 8-bit basic timer..... | 18 |
| 3.12 | Watchdog timers..... | 18 |
| 3.12.1 | Window watchdog timer..... | 18 |
| 3.12.2 | Independent watchdog timer..... | 18 |
| 3.13 | Beeper..... | 19 |
| 3.14 | Communication interfaces..... | 19 |
| 3.14.1 | SPI..... | 19 |
| 3.14.2 | I ² C..... | 19 |
| 3.14.3 | USART..... | 19 |

| Contents | STM8L052R8 |
|---|------------|
| 3.15 Infrared (IR) interface..... | 20 |
| 3.16 Development support..... | 20 |
| 4 Pin description..... | 21 |
| 4.1 System configuration options..... | 27 |
| 5 Memory and register map..... | 28 |
| 5.1 Memory mapping..... | 28 |
| 5.2 Register map..... | 29 |
| 6 Interrupt vector mapping..... | 48 |
| 7 Package characteristics..... | 50 |
| 7.1 Package mechanical data..... | 50 |
| 8 Ordering information scheme..... | 53 |
| 9 Revision history..... | 54 |

List of tables

| | | |
|-----------|--|----|
| Table 1. | High density value line STM8L05xxx low power device features and peripheral counts . . . | 8 |
| Table 2. | Timer feature comparison..... | 17 |
| Table 3. | Legend/abbreviation for Table 4 | 22 |
| Table 4. | High density value line STM8L05xxx pin description..... | 22 |
| Table 5. | Flash and RAM boundary addresses..... | 29 |
| Table 6. | I/O port hardware register map..... | 29 |
| Table 7. | General hardware register map..... | 30 |
| Table 8. | CPU/SWIM/debug module/interrupt controller registers..... | 46 |
| Table 9. | Interrupt mapping..... | 48 |
| Table 10. | LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data..... | 51 |
| Table 11. | Document revision history..... | 54 |

List of figures

| | | |
|-----------|--|----|
| Figure 1. | High density value line STM8L05xxx device block diagram..... | 10 |
| Figure 2. | High density value line STM8L05xxx clock tree diagram..... | 15 |
| Figure 3. | STM8L052R8 64-pin LQFP64 package pinout..... | 21 |
| Figure 4. | Memory map..... | 28 |
| Figure 5. | LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline..... | 51 |
| Figure 6. | Recommended footprint..... | 52 |
| Figure 7. | Ordering information scheme..... | 53 |

1 Introduction

This document describes the features, pinout, mechanical data and ordering information of the high density value line STM8L052R8 microcontroller with a Flash memory density of 64 Kbytes.

For further details on the whole STMicroelectronics high density family please refer to [Section 2.2: Ultra low power continuum](#).

For detailed information on device operation and registers, refer to the reference manual (RM0031).

For information on to the Flash program memory and data EEPROM, refer to the programming manual (PM0054).

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).

For information on the STM8 core, refer to the STM8 CPU programming manual (PM0044).

High density value line devices provide the following benefits:

- Integrated system
 - 64 Kbytes of high density embedded Flash program memory
 - 256 bytes of data EEPROM
 - 4 Kbytes of RAM
 - Internal high speed and low-power low speed RC
 - Embedded reset
- Ultra low power consumption
 - 1 µA in Active-halt mode
 - Clock gated system and optimized power management
 - Capability to execute from RAM for Low power wait mode and low power run mode
- Advanced features
 - Up to 16 MIPS at 16 MHz CPU clock frequency
 - Direct memory access (DMA) for memory-to-memory or peripheral-to-memory access
- Short development cycles
 - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals
 - Wide choice of development tools

These features make the value line STM8L05xxx ultra low power microcontroller family suitable for a wide range of consumer and mass market applications.

Refer to [Table 1: High density value line STM8L05xxx low power device features and peripheral counts](#) and [Section 3: Functional overview](#) for an overview of the complete range of peripherals proposed in this family.

[Figure 1](#) shows the block diagram of the high density value line STM8L05xxx family.

2 Description

The high density value line STM8L05xxx devices are members of the STM8L ultra low power 8-bit family.

The value line STM8L05xxx ultra low power family features the enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-application debugging and ultra-fast Flash programming.

High density value line STM8L05xxx microcontrollers feature embedded data EEPROM and low-power, low-voltage, single-supply program Flash memory.

All devices offer 12-bit ADC, real-time clock, four 16-bit timers, one 8-bit timer as well as standard communication interface such as two SPIs, I2C, three USARTs and 8x24 or 4x28-segment LCD. The 8x24 or 4x 28-segment LCD is available on the high density value line STM8L05xxx.

The STM8L05xxx family operates from 1.8 V to 3.6 V and is available in the -40 to +85 °C temperature range.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

All value line STM8L ultra low power products are based on the same architecture with the same memory mapping and a coherent pinout.

2.1 Device overview

Table 1. High density value line STM8L05xxx low power device features and peripheral counts

| Features | | STM8L052R8 |
|---|------------------|--|
| Flash (Kbytes) | | 64 |
| Data EEPROM (bytes) | | 256 |
| RAM (Kbytes) | | 4 |
| LCD | | 8x24 or 4x28 |
| Timers | Basic | 1 (8-bit) |
| | General purpose | 3 (16-bit) |
| | Advanced control | 1 (16-bit) |
| Communication interfaces | SPI | 2 |
| | I2C | 1 |
| | USART | 3 |
| GPIOs | | 54 ⁽¹⁾ |
| 12-bit synchronized ADC (number of channels) | | 1 (28) |
| Others | | RTC, window watchdog, independent watchdog, 16-MHz and 38-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillator |
| CPU frequency | | 16 MHz |
| Operating voltage | | 1.8 V to 3.6 V |
| Operating temperature | | -40 to +85 °C |
| Package | | LQFP64 |

1. The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

2.2 Ultra low power continuum

The ultra low power value line STM8L05xxx and STM8L15xxx are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the STM8L family, the devices are part of STMicroelectronics microcontrollers ultra low power strategy which also includes STM8L101xx and STM32L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultra-low leakage process.

- Note:
- 1 *The STM8L05xxx is pin-to-pin compatible with STM8L101xx devices.*
 - 2 *The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15x documentation for more information on these devices.*

Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex™-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra low power performance to range from 5 up to 33.3 DMIPs.

Shared peripherals

STM8L05x, STM8L15x and STM32L15xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripheral: ADC1
- Digital peripherals: RTC and some communication interfaces

Common system strategy

To offer flexibility and optimize performance, the STM8L and STM32L devices use a common architecture:

- Same power supply range from 1.8 to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy for both STM8L and STM32L including power-on reset, power-down reset, brownout reset and programmable voltage detector

Features

ST ultra low power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbytes



STM8L052R8


Description

Doc ID 023133 Rev 2

9/55

3 Functional overview

Figure 1. High density value line STM8L05xxx device block diagram



1. Legend:

- ADC: Analog-to-digital converter
- BOR: Brownout reset
- DMA: Direct memory access
- I²C: Inter-integrated circuit multimaster interface
- LCD: Liquid crystal display
- POR/PDR: Power on reset / power down reset
- RTC: Real-time clock
- SPI: Serial peripheral interface
- SWIM: Single wire interface module
- USART: Universal synchronous asynchronous receiver transmitter
- WWDG: Window watchdog
- IWDG: independent watchdog

3.1 Low power modes

The high density value line STM8L05xxx devices support five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- **Wait mode:** The CPU clock is stopped, but selected peripherals keep running. An internal or external interrupt, event or a Reset can be used to exit the microcontroller from Wait mode (WFE or WFI mode).
- **Low power run mode:** The CPU and the selected peripherals are running. Execution is done from RAM with a low speed oscillator (LSI or LSE). Flash memory and data EEPROM are stopped and the voltage regulator is configured in ultra low power mode. The microcontroller enters Low power run mode by software and can exit from this mode by software or by a reset.
All interrupts must be masked. They cannot be used to exit the microcontroller from this mode.
- **Low power wait mode:** This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1) and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode.
All interrupts must be masked. They cannot be used to exit the microcontroller from this mode.
- **Active-halt mode:** CPU and peripheral clocks are stopped, except RTC. The wakeup can be triggered by RTC interrupts, external interrupts or reset.
- **Halt mode:** CPU and peripheral clocks are stopped, the device remains powered on. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 5 µs.



STM8L052R8

Functional overview

Doc ID 023133 Rev 2

11/55

3.2 Central processing unit STM8

3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus - single cycle fetching most instructions
- X and Y 16-bit index registers - enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter - 16-Mbyte linear memory space
- 16-bit stack pointer - access to a 64-Kbyte level stack
- 8-bit condition code register - 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

3.2.2 Interrupt controller

The high density value line STM8L05xxx devices feature a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 40 external interrupt sources on 11 vectors
- Trap and reset interrupts



3.3 Reset and supply management

3.3.1 Power supply scheme

The device requires a 1.8 V to 3.6 V operating supply voltage (V_{DD}). The external power supply pins must be connected as follows:

- $V_{SS1}, V_{DD1}, V_{SS2}, V_{DD2}, V_{SS3}, V_{DD3} = 1.8$ to 3.6 V: external power supply for I/Os and for the internal regulator. Provided externally through V_{DD} pins, the corresponding ground pin is V_{SS} . $V_{SS1}/V_{SS2}/V_{SS3}/V_{SS4}$ and $V_{DD1}/V_{DD2}/V_{DD3}$ must not be left unconnected.
- $V_{SSA}; V_{DDA} = 1.8$ to 3.6 V: external power supplies for analog peripherals. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- $V_{REF+}; V_{REF-}$ (for ADC1): external reference voltage for ADC1. Must be provided externally through V_{REF+} and V_{REF-} pin.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry that ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains under reset when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PWD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PWD} threshold. This PWD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PWD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PWD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PWD is enabled by software.

3.3.3 Voltage regulator

The high density value line STM8L05xxx embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

3.4 Clock management

The clock controller distributes the system clock (SYSCLK) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- **Clock prescaler:** To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock sources:** 4 different clock sources can be used to drive the system clock:
 - 1-16 MHz High speed external crystal (HSE)
 - 16 MHz High speed internal RC oscillator (HSI)
 - 32.768 kHz Low speed external crystal (LSE)
 - 38 kHz Low speed internal RC (LSI)
- **RTC and LCD clock sources:** The above four sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** This feature can be enabled by software. If a HSE clock failure occurs, the system clock is automatically switched to HSI.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.



宇翔达


Functional overview

STM8L052R8

14/55

Doc ID 023133 Rev 2

Figure 2. High density value line STM8L05xxx clock tree diagram



1. The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to *Section HSE clock* in the STM8L15x and STM8L16x reference manual (RM0031).
2. The LSE clock source can be either an external crystal/ceramic resonator or a external source (LSE bypass). Refer to *Section LSE clock* in the STM8L15x and STM8L16x reference manual (RM0031).

3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.

Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically. The subsecond field can also be read in binary format.

The calendar can be corrected from 1 to 32767 RTC clock pulses. This allows to make a synchronization to a master clock.

The RTC offers a digital calibration which allows an accuracy of +/-0.5ppm.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61 µs) is from min. 122 µs to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours.
- Periodic alarms based on the calendar can also be generated from every second to every year.

A clock security system detects a failure on LSE, and can provide an interrupt with wakeup capability. The RTC clock can automatically switch to LSI in case of LSE failure.

The RTC also provides 3 anti-tamper detection pins. This detection embeds a programmable filter and can wakeup the MCU.

3.6 LCD (Liquid crystal display)

The LCD is only available on STM8L052xx devices.

The liquid crystal display drives up to 8 common terminals and up to 24 segment terminals to drive up to 192 pixels. It can also be configured to drive up to 4 common and 28 segments (up to 112 pixels).

- Internal step-up converter to guarantee contrast control whatever V_{DD} .
- Static 1/2, 1/3, 1/4, 1/8 duty supported.
- Static 1/2, 1/3, 1/4 bias supported.
- Phase inversion to reduce power consumption and EMI.
- Up to 8 pixels which can be programmed to blink.
- The LCD controller can operate in Halt mode.

Note: *Unnecessary segments and common pins can be used as general I/O pins.*

3.7 Memories

The high density value line STM8L05xxx devices have the following main features:

- 4 Kbytes of RAM
- The non-volatile memory is divided into three arrays:
 - 64 Kbytes of high density embedded Flash program memory
 - 256 bytes of data EEPROM
 - Option bytes

The EEPROM embeds the error correction code (ECC) feature. It supports the read-while-write (RWW): it is possible to execute the code from the program matrix while programming/erasing the data matrix.

The option byte protects part of the Flash program memory from write and readout piracy.

3.8 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, I2C1, SPI1, SPI 2, USART1, USART2, USART3 and the five timers.



宇翔达

Functional overview

STM8L052R8

16/55

Doc ID 023133 Rev 2

3.9 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 28 channels (including 4 fast channels), temperature sensor and internal reference voltage
- Conversion time down to 1 μ s with $f_{SYSCLK} = 16$ MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog: interrupt generation when the converted voltage is outside the programmed threshold
- Triggered by timer

Note: ADC1 can be served by DMA1.

3.10 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped.

The highly flexible routing interface allows application software to control the routing of different I/Os to the TIM1 timer input captures. It also controls the routing of internal analog signals to ADC1 and the internal reference voltage V_{REFINT} .

3.11 Timers

The high density value line STM8L05xxx devices contain one advanced control timer (TIM1), three 16-bit general purpose timers (TIM2, TIM3 and TIM5) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

[Table 2](#) compares the features of the advanced control, general-purpose and basic timers.

Table 2. Timer feature comparison

| Timer | Counter resolution | Counter type | Prescaler factor | DMA1 request generation | Capture/compare channels | Complementary outputs | |
|-------|--------------------|--------------|--------------------------------|-------------------------|--------------------------|-----------------------|--|
| TIM1 | 16-bit | up/down | Any integer from 1 to 65536 | Yes | 3 + 1 | 3 | |
| TIM2 | | | Any power of 2 from 1 to 128 | | 2 | None | |
| TIM3 | | | | | 0 | | |
| TIM5 | | | | | | | |
| TIM4 | 8-bit | up | Any power of 2 from 1 to 32768 | | | | |

3.11.1 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- 3 independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- 1 additional capture/compare channel which is not connected to an external I/O
- Synchronization module to control the timer with external signals
- Break input to force timer outputs into a defined state
- 3 complementary outputs with adjustable dead time
- Encoder mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)

3.11.2 16-bit general purpose timers

- 16-bit autoreload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- 2 individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

3.11.3 8-bit basic timer

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow.

3.12 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

3.12.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

3.12.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.



宇翔达

Functional overview

STM8L052R8

18/55

Doc ID 023133 Rev 2

3.13 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

3.14 Communication interfaces

3.14.1 SPI

The serial peripheral interfaces (SPI1 and SPI2) provide half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s ($f_{SYSCLK}/2$) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation - selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: *SPI1 and SPI2 can be served by the DMA1 Controller.*

3.14.2 I²C

The I²C bus interface (I²C1) provides multi-master capability, and controls all I²C bus-specific sequencing, protocol, arbitration and timing.

- Master, slave and multi-master capability
- Standard mode up to 100 kHz and fast speed modes up to 400 kHz
- 7-bit and 10-bit addressing modes
- SMBus 2.0 and PMBus support
- Hardware CRC calculation

Note: *I²C1 can be served by the DMA1 Controller.*

3.14.3 USART

The USART interfaces (USART1, USART2 and USART3) allow full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: *USART1, USART2 and USART3 can be served by the DMA1 Controller.*

3.15 Infrared (IR) interface

The high density value line STM8L05xxx devices contain an infrared interface which can be used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.

3.16 Development support

Development tools

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The Single wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

Bootloader

A bootloader is available to reprogram the Flash memory using the USART1, USART2, USART3 (USARTs in asynchronous mode), SPI1 or SPI2 interfaces. The reference document for the bootloader is *UM0560: STM8 bootloader user manual*.

The bootloader is used to download application software into the device memories, including RAM, program and data memory, using standard serial interfaces. It is a complementary solution to programming via the SWIM debugging interface.



宇翔达

Functional overview

STM8L052R8

20/55

Doc ID 023133 Rev 2

4 Pin description

Figure 3. STM8L052R8 64-pin LQFP64 package pinout




Table 3. Legend/abbreviation for **Table 4**

| | | | | | | | | | | |
|--------------------------------|--|--|--|--|--|--|--|--|--|--|
| Type | I= input, O = output, S = power supply | | | | | | | | | |
| Level | FT | Five-volt tolerant | | | | | | | | |
| | TT | 3.6 V tolerant | | | | | | | | |
| | Output | HS = high sink/source (20 mA) | | | | | | | | |
| Port and control configuration | Input | float = floating, wpu = weak pull-up | | | | | | | | |
| | Output | T = true open drain, OD = open drain, PP = push pull | | | | | | | | |
| Reset state | Bold X (pin state after reset release). Unless otherwise specified, the pin state is the same during the reset phase (i.e. "under reset") and after internal reset release (i.e. at reset state). | | | | | | | | | |

Table 4. High density value line STM8L05xxx pin description

| Pin number | Pin name | Type | I/O level | Input | | | Output | | | Main function (after reset) | Default alternate function |
|------------|--|------|-------------------|----------|-----|----------------|------------------|----|----|-----------------------------|--|
| | | | | floating | wpu | Ext. interrupt | High sink/source | OD | PP | | |
| 2 | NRST/PA1 ⁽¹⁾ | I/O | | | X | | HS | X | X | Reset | PA1 |
| 3 | PA2/OSC_IN/[USART1_TX] ⁽⁸⁾ /[SPI1_MISO] ⁽⁸⁾ | I/O | | X | X | X | HS | X | X | Port A2 | HSE oscillator input / [USART1 transmit] / [SPI1 master in- slave out] |
| 4 | PA3/OSC_OUT/[USART1_RX] ⁽⁸⁾ /[SPI1_MOSI] ⁽⁸⁾ | I/O | | X | X | X | HS | X | X | Port A3 | HSE oscillator output / [USART1 receive] / [SPI1 master out/slave in] |
| 5 | PA4/TIM2_BKIN/[TIM2_ETR] ⁽⁸⁾ /LCD_COM0/ADC1_IN2 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port A4 | Timer 2 - break input / [Timer 2 - trigger] / LCD COM 0 / ADC1 input 2 |
| 6 | PA5/TIM3_BKIN/[TIM3_ETR] ⁽⁸⁾ /LCD_COM1/ADC1_IN1 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port A5 | Timer 3 - break input / [Timer 3 - trigger] / LCD_COM 1 / ADC1 input 1 |
| 7 | PA6/[ADC1_TRIGGER]/LCD_COM2/ADC1_IN0 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port A6 | [ADC1 - trigger] / LCD_COM2 / ADC1 input 0 |
| 8 | PA7/LCD_SEG0 ⁽²⁾ /TIM5_CH1 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port A7 | LCD segment 0/ TIM5 channel 1 |
| 31 | PB0 ⁽³⁾ /TIM2_CH1/LCD_SEG10/ADC1_IN18 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B0 | Timer 2 - channel 1 / LCD segment 10 / ADC1_IN18 |
| 32 | PB1/TIM3_CH1/LCD_SEG11/ADC1_IN17 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B1 | Timer 3 - channel 1 / LCD segment 11 / ADC1_IN17 |

Table 4. High density value line STM8L05xxx pin description (continued)

| Pin number | Pin name | Type | I/O level | Input | | | Output | | | Main function (after reset) | Default alternate function |
|------------|---|------|-------------------|------------------|------------------|----------------|------------------|------------------|----|-----------------------------|--|
| | | | | floating | wpu | Ext. interrupt | High sink/source | OD | PP | | |
| 33 | PB2/TIM2_CH2/ LCD_SEG12/ ADC1_IN16 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B2 | Timer 2 - channel 2 / LCD segment 12 / ADC1_IN16 |
| 34 | PB3/TIM2_ETR/ LCD_SEG13/ ADC1_IN15 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B3 | Timer 2 - trigger / LCD segment 13 / ADC1_IN15 |
| 35 | PB4 ⁽³⁾ /[SPI1_NSS] ⁽⁸⁾ / LCD_SEG14/ ADC1_IN14 | I/O | FT ⁽²⁾ | X ⁽³⁾ | X ⁽³⁾ | X | HS | X | X | Port B4 | [SPI1 master/slave select] / LCD segment 14 / ADC1_IN14 |
| 36 | PB5/[SPI1_SCK] ⁽⁸⁾ / LCD_SEG15/ ADC1_IN13 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B5 | [SPI1 clock] / LCD segment 15 / ADC1_IN13 |
| 37 | PB6/[SPI1_MOSI] ⁽⁸⁾ / LCD_SEG16/ ADC1_IN12 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B6 | [SPI1 master out/slave in] / LCD segment 16 / ADC1_IN12 |
| 38 | PB7/[SPI1_MISO] ⁽⁸⁾ / LCD_SEG17/ ADC1_IN11 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port B7 | [SPI1 master in-slave out] / LCD segment 17 / ADC1_IN11 |
| 53 | PC0 ⁽²⁾ /I2C1_SDA | I/O | FT ⁽²⁾ | X | | X | | T ⁽⁴⁾ | | Port C0 | I2C1 data |
| 54 | PC1 ⁽²⁾ /I2C1_SCL | I/O | FT ⁽²⁾ | X | | X | | T ⁽⁴⁾ | | Port C1 | I2C1 clock |
| 57 | PC2/USART1_RX/ LCD_SEG22/ADC1_IN6/ VREFINT | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port C2 | USART1 receive / LCD segment 22 / ADC1_IN6 / Internal voltage reference output |
| 58 | PC3/USART1_TX/ LCD_SEG23/ ADC1_IN5 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port C3 | USART1 transmit / LCD segment 23 / ADC1_IN5 |
| 59 | PC4/USART1_CK/ I2C1_SMB/CCO/ ADC1_IN4 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port C4 | USART1 synchronous clock / I2C1_SMB / Configurable clock output / ADC1_IN4 |
| 60 | PC5/OSC32_IN /[SPI1_NSS] ⁽⁸⁾ / /[USART1_TX] ⁽⁸⁾ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port C5 | LSE oscillator input / [SPI1 master/slave select] / [USART1 transmit] |
| 61 | PC6/OSC32_OUT/ [SPI1_SCK] ⁽⁸⁾ / [USART1_RX] ⁽⁸⁾ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port C6 | LSE oscillator output / [SPI1 clock] / [USART1 receive] |
| 62 | PC7/ADC1_IN3 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port C7 | ADC1_IN3 |

Table 4. High density value line STM8L05xxx pin description (continued)

Table 4. High density value line STM8L05xxx pin description (continued)

| Pin number | Pin name | Type | I/O level | Input | | | Output | | | Main function (after reset) | Default alternate function |
|------------|---|------|-------------------|----------|-----|----------------|------------------|----|----|-----------------------------|---|
| | | | | floating | wpu | Ext. interrupt | High sink/source | OD | PP | | |
| 25 | PD0/TIM3_CH2/[ADC1_TRIGGER] ⁽⁸⁾ /LCD_SEG7/ADC1_IN22/ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D0 | Timer 3 - channel 2 / [ADC1_Trigger] / LCD segment 7 / ADC1_IN22 |
| 26 | PD1/TIM3_ETR/LCD_COM3/ADC1_IN21 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D1 | Timer 3 - trigger / LCD_COM3 / ADC1_IN21 |
| 27 | PD2/TIM1_CH1/LCD_SEG8/ADC1_IN20 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D2 | Timer 1 - channel 1 / LCD segment 8 / ADC1_IN20 |
| 28 | PD3/TIM1_ETR/LCD_SEG9/ADC1_IN19 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D3 | Timer 1 - trigger / LCD segment 9 / ADC1_IN19 |
| 45 | PD4/TIM1_CH2/LCD_SEG18/ADC1_IN10 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D4 | Timer 1 - channel 2 / LCD segment 18 / ADC1_IN10 |
| 46 | PD5/TIM1_CH3/LCD_SEG19/ADC1_IN9 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D5 | Timer 1 - channel 3 / LCD segment 19 / ADC1_IN9 |
| 47 | PD6/TIM1_BKIN/LCD_SEG20/ADC1_IN8/RTC_CALIB/VREFINT | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D6 | Timer 1 - break input / LCD segment 20 / ADC1_IN8 / RTC calibration / Internal voltage reference output |
| 48 | PD7/TIM1_CH1N/LCD_SEG21/ADC1_IN7/RTC_ALARM/VREFINT | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port D7 | Timer 1 - inverted channel 1/ LCD segment 21 / ADC1_IN7 / RTC alarm / Internal voltage reference output |
| 49 | PG4/SPI2_NSS | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G4 | SPI2 master/slave select |
| 50 | PG5/SPI2_SCK | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G5 | SPI2 clock |
| 51 | PG6/SPI2_MOSI | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G6 | SPI2 master out- slave in |
| 52 | PG7/SPI2_MISO | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G7 | SPI2 master in- slave out |
| 19 | PE0 ⁽²⁾ /LCD_SEG1/TIM5_C_H2/RTC_TAMP1 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E0 | LCD segment 1/Timer 5 channel 2/RTC tamper 1 |
| 20 | PE1/TIM1_CH2N/LCD_SEG2/RTC_TAMP2 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E1 | Timer 1 - inverted channel 2 / LCD segment 2/ RTC tamper 2 |

**Table 4. High density value line STM8L05xxx pin description (continued)**

Table 4. High density value line STM8L05xxx pin description (continued)

| Pin number | Pin name | Type | I/O level | Input | | | Output | | | Main function (after reset) | Default alternate function |
|------------|---------------------------------------|------|-------------------|----------|-----|----------------|------------------|----|----|-----------------------------|--|
| | | | | floating | wpu | Ext. interrupt | High sink/source | OD | PP | | |
| 21 | PE2/TIM1_CH3N/LCD_SEG3/RTC_TAMP3 | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E2 | Timer 1 - inverted channel 3 / LCD segment 3/ RTC tamper 3 |
| 22 | PE3/LCD_SEG4/USART2_RX | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E3 | LCD segment 4 /USART2 receive |
| 23 | PE4/LCD_SEG5/USART2_TX | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E4 | LCD segment 5 /USART2 transmit |
| 24 | PE5/LCD_SEG6/ADC1_IN23/USART2_CK | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E5 | LCD segment 6 / ADC1_IN23/USART2 synchronous clock |
| 63 | PE6/PVD_IN/TIM5_BKIN | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E6 | PVD_IN /TIM5 break input |
| 64 | PE7/TIM5_ETR | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port E7 | TIM5 trigger |
| 39 | PF0/ADC1_IN24/[USART3_TX] | I/O | | X | X | X | HS | X | X | Port F0 | ADC1_IN24/[USART3 transmit] |
| 40 | PF1/ADC1_IN25/[USART3_RX] | I/O | | X | X | X | HS | X | X | Port F1 | ADC1_IN25/[USART3 receive] |
| 41 | PF4/LCD_SEG36/LCD_COM4 ⁽⁵⁾ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port F4 | LCD_SEG36/LCD COM4 ⁽⁵⁾ |
| 42 | PF5/LCD_SEG37/LCD_COM5 ⁽⁵⁾ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port F5 | LCD_SEG37/LCD COM5 ⁽⁵⁾ |
| 43 | PF6/LCD_SEG38/LCD_COM6 ⁽⁵⁾ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port F6 | LCD_SEG38/LCD COM6 ⁽⁵⁾ |
| 44 | PF7/LCD_SEG39/LCD_COM7 ⁽⁵⁾ | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port F7 | LCD_SEG39/LCD COM7 ⁽⁵⁾ |
| 18 | VLCD | S | | | | | | | | | LCD booster external capacitor |
| 11 | V _{DD1} | S | | | | | | | | | Digital power supply |
| 10 | V _{SS1} | | | | | | | | | | I/O ground |
| 12 | V _{DDA} | S | | | | | | | | | Analog supply voltage |
| 13 | V _{REF+} | S | | | | | | | | | ADC1 positive voltage reference |
| 14 | PG0/USART3_RX/[TIM2_BKIN] | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G0 | USART3 receive / [Timer 2 - break input] |
| 15 | PG1/USART3_TX/[TIM3_BKIN] | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G1 | USART3 transmit / [Timer 3 -break input] |

Table 4. High density value line STM8L05xxx pin description (continued)

Table 4. High density value line STM8L05xxx pin description (continued)

| Pin number | Pin name | Type | I/O level | Input | | | Output | | | Main function (after reset) | Default alternate function |
|------------|---|------|-------------------|----------|-----|----------------|------------------|----|----|-----------------------------|---|
| | | | | floating | wpu | Ext. interrupt | High sink/source | OD | PP | | |
| 16 | PG2/USART3_CK | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G2 | USART 3 synchronous clock |
| 17 | PG3/[TIM3_ETR] | I/O | FT ⁽²⁾ | X | X | X | HS | X | X | Port G3 | [Timer 3 - trigger] |
| 9 | V _{SSA} /V _{REF-} | S | | | | | | | | | Analog ground voltage / ADC1 negative voltage reference |
| 55 | V _{DD2} | S | | | | | | | | | IOs supply voltage |
| 56 | V _{SS2} | S | | | | | | | | | IOs ground voltage |
| 1 | PA0 ⁽⁶⁾ /[USART1_CK] ⁽⁸⁾ /SWIM/BEEP/IR_TIM ⁽⁷⁾ | I/O | | X | X | X | HS | X | X | Port A0 | [USART1 synchronous clock] ⁽⁸⁾ /SWIM input and output /Beep output / Infrared Timer output |
| 29 | V _{DD3} | S | | | | | | | | | IOs supply voltage |
| 30 | V _{SS3} | S | | | | | | | | | IOs ground voltage |

1. At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section *Configuring NRST/PA1 pin as general purpose output* in the STM8L15x and STM8L16x reference manual (RM0031).
2. In the 5 V tolerant I/Os, protection diode to V_{DD} is not implemented.
3. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
4. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up and protection diode to V_{DD} are not implemented).
5. SEG/COM multiplexing available on medium+ and high density devices. SEG signals are available by default (see reference manual for details).
6. The PA0 pin is in input pull-up during the reset phase and after reset release.
7. High Sink LED driver capability available on PA0.
8. [] Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not aduplication of the function).

**Table 4. High density value line STM8L05xxx pin description (continued)**

4.1 System configuration options


As shown in [Table 4: High density value line STM8L05xxx pin description](#), some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the “ Routing interface (RI) and system configuration controller” section in the STM8L15x and STM8L16x reference manual (RM0031).

5 Memory and register map

5.1 Memory mapping

The memory map is shown in [Figure 4](#).

Figure 4. Memory map



1. [Table 5](#) lists the boundary addresses for each memory size. The top of the stack is at the RAM end address.
2. Refer to [Table 7](#) for an overview of hardware register mapping, to [Table 6](#) for details on I/O port hardware registers, and to [Table 8](#) for information on CPU/SWIM/debug module controller registers.



宇翔达

Memory and register map

STM8L052R8

28/55

Doc ID 023133 Rev 2

Table 5. Flash and RAM boundary addresses

| Memory area | Size | Start address | End address |
|----------------------|-----------|---------------|-------------|
| RAM | 4 Kbytes | 0x00 0000 | 0x00 0FFF |
| Flash program memory | 64 Kbytes | 0x00 8000 | 0x01 7FFF |

5.2 Register map

Table 6. I/O port hardware register map

| Address | Block | Register label | Register name | Reset status |
|-----------|--------|----------------|-----------------------------------|--------------|
| 0x00 5000 | Port A | PA_ODR | Port A data output latch register | 0x00 |
| 0x00 5001 | | PA_IDR | Port A input pin value register | 0XX |
| 0x00 5002 | | PA_DDR | Port A data direction register | 0x00 |
| 0x00 5003 | | PA_CR1 | Port A control register 1 | 0x01 |
| 0x00 5004 | | PA_CR2 | Port A control register 2 | 0x00 |
| 0x00 5005 | Port B | PB_ODR | Port B data output latch register | 0x00 |
| 0x00 5006 | | PB_IDR | Port B input pin value register | 0XX |
| 0x00 5007 | | PB_DDR | Port B data direction register | 0x00 |
| 0x00 5008 | | PB_CR1 | Port B control register 1 | 0x00 |
| 0x00 5009 | | PB_CR2 | Port B control register 2 | 0x00 |
| 0x00 500A | Port C | PC_ODR | Port C data output latch register | 0x00 |
| 0x00 500B | | PC_IDR | Port C input pin value register | 0XX |
| 0x00 500C | | PC_DDR | Port C data direction register | 0x00 |
| 0x00 500D | | PC_CR1 | Port C control register 1 | 0x00 |
| 0x00 500E | | PC_CR2 | Port C control register 2 | 0x00 |
| 0x00 500F | Port D | PD_ODR | Port D data output latch register | 0x00 |
| 0x00 5010 | | PD_IDR | Port D input pin value register | 0XX |
| 0x00 5011 | | PD_DDR | Port D data direction register | 0x00 |
| 0x00 5012 | | PD_CR1 | Port D control register 1 | 0x00 |
| 0x00 5013 | | PD_CR2 | Port D control register 2 | 0x00 |
| 0x00 5014 | Port E | PE_ODR | Port E data output latch register | 0x00 |
| 0x00 5015 | | PE_IDR | Port E input pin value register | 0XX |
| 0x00 5016 | | PE_DDR | Port E data direction register | 0x00 |
| 0x00 5017 | | PE_CR1 | Port E control register 1 | 0x00 |
| 0x00 5018 | | PE_CR2 | Port E control register 2 | 0x00 |

Table 6. I/O port hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------|--------------------------|-----------------------------------|--------------|
| 0x00 5019 | Port F | PF_ODR | Port F data output latch register | 0x00 |
| 0x00 501A | | PF_IDR | Port F input pin value register | 0xFF |
| 0x00 501B | | PF_DDR | Port F data direction register | 0x00 |
| 0x00 501C | | PF_CR1 | Port F control register 1 | 0x00 |
| 0x00 501D | | PF_CR2 | Port F control register 2 | 0x00 |
| 0x00 501E | Port G | PG_ODR | Port G data output latch register | 0x00 |
| 0x00 501F | | PG_IDR | Port G input pin value register | 0xFF |
| 0x00 5020 | | PG_DDR | Port G data direction register | 0x00 |
| 0x00 5021 | | PG_CR1 | Port G control register 1 | 0x00 |
| 0x00 5022 | | PG_CR2 | Port G control register 2 | 0x00 |
| 0x00 5023 to 0x00 502C | | Reserved area (10 bytes) | | |

Table 7. General hardware register map

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------|--------------------------|--|--------------|
| 0x00 502E to 0x00 5049 | | Reserved area (27 bytes) | | |
| 0x00 5050 | Flash | FLASH_CR1 | Flash control register 1 | 0x00 |
| 0x00 5051 | | FLASH_CR2 | Flash control register 2 | 0x00 |
| 0x00 5052 | | FLASH_PUKR | Flash program memory unprotection key register | 0x00 |
| 0x00 5053 | | FLASH_DUKR | Data EEPROM unprotection key register | 0x00 |
| 0x00 5054 | | FLASH_IAPSR | Flash in-application programming status register | 0x00 |
| 0x00 5055 to 0x00 506F | | Reserved area (27 bytes) | | |



宇翔达

Memory and register map

STM8L052R8

30/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------|-------------------------|--|--------------|
| 0x00 5070 | DMA1 | DMA1_GCSR | DMA1 global configuration & status register | 0xFC |
| 0x00 5071 | | DMA1_GIR1 | DMA1 global interrupt register 1 | 0x00 |
| 0x00 5072 to 0x00 5074 | | Reserved area (3 bytes) | | |
| 0x00 5075 | | DMA1_C0CR | DMA1 channel 0 configuration register | 0x00 |
| 0x00 5076 | | DMA1_C0SPR | DMA1 channel 0 status & priority register | 0x00 |
| 0x00 5077 | | DMA1_C0NDTR | DMA1 number of data to transfer register (channel 0) | 0x00 |
| 0x00 5078 | | DMA1_C0PARH | DMA1 peripheral address high register (channel 0) | 0x52 |
| 0x00 5079 | | DMA1_C0PTRL | DMA1 peripheral address low register (channel 0) | 0x00 |
| 0x00 507A | | Reserved area (1 byte) | | |
| 0x00 507B | | DMA1_C0M0ARH | DMA1 memory 0 address high register (channel 0) | 0x00 |
| 0x00 507C | | DMA1_C0M0ARL | DMA1 memory 0 address low register (channel 0) | 0x00 |
| 0x00 507D 0x00 507E | | Reserved area (2 bytes) | | |
| 0x00 507F | | DMA1_C1CR | DMA1 channel 1 configuration register | 0x00 |
| 0x00 5080 | | DMA1_C1SPR | DMA1 channel 1 status & priority register | 0x00 |
| 0x00 5081 | | DMA1_C1NDTR | DMA1 number of data to transfer register (channel 1) | 0x00 |
| 0x00 5082 | | DMA1_C1PARH | DMA1 peripheral address high register (channel 1) | 0x52 |
| 0x00 5083 | | DMA1_C1PTRL | DMA1 peripheral address low register (channel 1) | 0x00 |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|---------------------------|-------|-------------------------|--|--------------|
| 0x00 5084 | DMA1 | Reserved area (1 byte) | | |
| 0x00 5085 | | DMA1_C1M0ARH | DMA1 memory 0 address high register (channel 1) | 0x00 |
| 0x00 5086 | | DMA1_C1M0ARL | DMA1 memory 0 address low register (channel 1) | 0x00 |
| 0x00 5087 0x00 5088 | | Reserved area (2 bytes) | | |
| 0x00 5089 | | DMA1_C2CR | DMA1 channel 2 configuration register | 0x00 |
| 0x00 508A | | DMA1_C2SPR | DMA1 channel 2 status & priority register | 0x00 |
| 0x00 508B | | DMA1_C2NDTR | DMA1 number of data to transfer register (channel 2) | 0x00 |
| 0x00 508C | | DMA1_C2PARH | DMA1 peripheral address high register (channel 2) | 0x52 |
| 0x00 508D | | DMA1_C2PTRL | DMA1 peripheral address low register (channel 2) | 0x00 |
| 0x00 508E | | Reserved area (1 byte) | | |
| 0x00 508F | | DMA1_C2M0ARH | DMA1 memory 0 address high register (channel 2) | 0x00 |
| 0x00 5090 | | DMA1_C2M0ARL | DMA1 memory 0 address low register (channel 2) | 0x00 |
| 0x00 5091 0x00 5092 | | Reserved area (2 bytes) | | |
| 0x00 5093 | | DMA1_C3CR | DMA1 channel 3 configuration register | 0x00 |
| 0x00 5094 | | DMA1_C3SPR | DMA1 channel 3 status & priority register | 0x00 |
| 0x00 5095 | | DMA1_C3NDTR | DMA1 number of data to transfer register (channel 3) | 0x00 |
| 0x00 5096 | | DMA1_C3PARH_C3M1ARH | DMA1 peripheral address high register (channel 3) | 0x40 |
| 0x00 5097 | | DMA1_C3PTRL_C3M1ARL | DMA1 peripheral address low register (channel 3) | 0x00 |
| 0x00 5098 | | Reserved area (1 byte) | | |
| 0x00 5099 | | DMA1_C3M0ARH | DMA1 memory 0 address high register (channel 3) | 0x00 |
| 0x00 509A | | DMA1_C3M0ARL | DMA1 memory 0 address low register (channel 3) | 0x00 |
| 0x00 509B to 0x00 509C | | Reserved area (2 bytes) | | |



宇翔达

Memory and register map

STM8L052R8

32/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|------------|--------------------------|---|--------------|
| 0x00 509D | SYSCFG | SYSCFG_RMPCR3 | Remapping register 3 | 0x00 |
| 0x00 509E | | SYSCFG_RMPCR1 | Remapping register 1 | 0x00 |
| 0x00 509F | | SYSCFG_RMPCR2 | Remapping register 2 | 0x00 |
| 0x00 50A0 | ITC - EXTI | EXTI_CR1 | External interrupt control register 1 | 0x00 |
| 0x00 50A1 | | EXTI_CR2 | External interrupt control register 2 | 0x00 |
| 0x00 50A2 | | EXTI_CR3 | External interrupt control register 3 | 0x00 |
| 0x00 50A3 | | EXTI_SR1 | External interrupt status register 1 | 0x00 |
| 0x00 50A4 | | EXTI_SR2 | External interrupt status register 2 | 0x00 |
| 0x00 50A5 | | EXTI_CONF1 | External interrupt port select register 1 | 0x00 |
| 0x00 50A6 | WFE | WFE_CR1 | WFE control register 1 | 0x00 |
| 0x00 50A7 | | WFE_CR2 | WFE control register 2 | 0x00 |
| 0x00 50A8 | | WFE_CR3 | WFE control register 3 | 0x00 |
| 0x00 50A9 | | WFE_CR4 | WFE control register 4 | 0x00 |
| 0x00 50AA | ITC - EXTI | EXTI_CR4 | External interrupt control register 4 | 0x00 |
| 0x00 50AB | | EXTI_CONF2 | External interrupt port select register 2 | 0x00 |
| 0x00 50A9 to 0x00 50AF | | Reserved area (7 bytes) | | |
| 0x00 50B0 | RST | RST_CR | Reset control register | 0x00 |
| 0x00 50B1 | | RST_SR | Reset status register | 0x01 |
| 0x00 50B2 | PWR | PWR_CSR1 | Power control and status register 1 | 0x00 |
| 0x00 50B3 | | PWR_CSR2 | Power control and status register 2 | 0x00 |
| 0x00 50B4 to 0x00 50BF | | Reserved area (12 bytes) | | |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------|----------------|---|---------------------|
| 0x00 50C0 | CLK | CLK_CKDIVR | Clock master divider register | 0x03 |
| 0x00 50C1 | | CLK_CRTCR | Clock RTC register | 0x00 ⁽¹⁾ |
| 0x00 50C2 | | CLK_ICKR | Internal clock control register | 0x11 |
| 0x00 50C3 | | CLK_PCKENR1 | Peripheral clock gating register 1 | 0x00 |
| 0x00 50C4 | | CLK_PCKENR2 | Peripheral clock gating register 2 | 0x00 |
| 0x00 50C5 | | CLK_CCOR | Configurable clock control register | 0x00 |
| 0x00 50C6 | | CLK_ECKR | External clock control register | 0x00 |
| 0x00 50C7 | | CLK_SCSR | System clock status register | 0x01 |
| 0x00 50C8 | | CLK_SWR | System clock switch register | 0x01 |
| 0x00 50C9 | | CLK_SWCR | Clock switch control register | 0xX0 |
| 0x00 50CA | | CLK_CSSR | Clock security system register | 0x00 |
| 0x00 50CB | | CLK_CBEEPREG | Clock BEEP register | 0x00 |
| 0x00 50CC | | CLK_HSICALR | HSI calibration register | 0XX |
| 0x00 50CD | | CLK_HSITRIMR | HSI clock calibration trimming register | 0x00 |
| 0x00 50CE | | CLK_HSIUNLCKR | HSI unlock register | 0x00 |
| 0x00 50CF | | CLK_REGCSR | Main regulator control status register | 0bxx11100x |
| 0x00 50D0 | | CLK_PCKENR3 | Peripheral clock gating register 3 | 0x00 |
| 0x00 50D1 to 0x00 50D2 | | | Reserved area (2 bytes) | |
| 0x00 50D3 | WWDG | WWDG_CR | WWDG control register | 0x7F |
| 0x00 50D4 | | WWDG_WR | WWDR window register | 0x7F |
| 0x00 50D5 to 0x00 50DF | | | Reserved area (11 bytes) | |
| 0x00 50E0 | IWDG | IWDG_KR | IWDG key register | 0XX |
| 0x00 50E1 | | IWDG_PR | IWDG prescaler register | 0x00 |
| 0x00 50E2 | | IWDG_RLR | IWDG reload register | 0xFF |
| 0x00 50E3 to 0x00 50EF | | | Reserved area (13 bytes) | |
| 0x00 50F0 | BEEP | BEEP_CSR1 | BEEP control/status register 1 | 0x00 |
| 0x00 50F1 | | | Reserved area (2 bytes) | |
| 0x00 50F2 | | BEEP_CSR2 | BEEP control/status register 2 | 0x1F |
| 0x00 50F4 to 0x00 513F | | | Reserved area (76 bytes) | |



宇翔达

Memory and register map

STM8L052R8

34/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------|---------------------------|--------------------------------------|---------------------|
| 0x00 5140 | RTC | RTC_TR1 | Time register 1 | 0x00 |
| 0x00 5141 | | RTC_TR2 | Time register 2 | 0x00 |
| 0x00 5142 | | RTC_TR3 | Time register 3 | 0x00 |
| 0x00 5143 | | Reserved area (1 byte) | | |
| 0x00 5144 | | RTC_DR1 | Date register 1 | 0x01 |
| 0x00 5145 | | RTC_DR2 | Date register 2 | 0x21 |
| 0x00 5146 | | RTC_DR3 | Date register 3 | 0x00 |
| 0x00 5147 | | Reserved area (1 byte) | | |
| 0x00 5148 | | RTC_CR1 | Control register 1 | 0x00 ⁽¹⁾ |
| 0x00 5149 | | RTC_CR2 | Control register 2 | 0x00 ⁽¹⁾ |
| 0x00 514A | | RTC_CR3 | Control register 3 | 0x00 ⁽¹⁾ |
| 0x00 514B | | Reserved area (1 byte) | | |
| 0x00 514C | | RTC_ISR1 | Initialization and status register 1 | 0x01 |
| 0x00 514D | | RTC_ISR2 | Initialization and Status register 2 | 0x00 |
| 0x00 514E | | Reserved area (2 bytes) | | |
| 0x00 514F | | Reserved area (2 bytes) | | |
| 0x00 5150 | | RTC_SPRERH ⁽¹⁾ | Synchronous prescaler register high | 0x00 ⁽¹⁾ |
| 0x00 5151 | | RTC_SPRERL ⁽¹⁾ | Synchronous prescaler register low | 0xFF ⁽¹⁾ |
| 0x00 5152 | | RTC_APRL ⁽¹⁾ | Asynchronous prescaler register | 0x7F ⁽¹⁾ |
| 0x00 5153 | | Reserved area (1 byte) | | |
| 0x00 5154 | | RTC_WUTRH ⁽¹⁾ | Wakeup timer register high | 0xFF ⁽¹⁾ |
| 0x00 5155 | | RTC_WUTRL ⁽¹⁾ | Wakeup timer register low | 0xFF ⁽¹⁾ |
| 0x00 5156 | | Reserved area (1 bytes) | | |
| 0x00 5157 | | RTC_SSRL | Subsecond register low | 0x00 |
| 0x00 5158 | | RTC_SSRRH | Subsecond register high | 0x00 |
| 0x00 5159 | | RTC_WPR | Write protection register | 0x00 |
| 0x00 515A | | RTC_SHIFTRH | Shift register high | 0x00 |
| 0x00 515B | | RTC_SHIFTRL | Shift register low | 0x00 |
| 0x00 515C | | RTC_ALRMAR1 | Alarm A register 1 | 0x00 ⁽¹⁾ |
| 0x00 515D | | RTC_ALRMAR2 | Alarm A register 2 | 0x00 ⁽¹⁾ |
| 0x00 515E | | RTC_ALRMAR3 | Alarm A register 3 | 0x00 ⁽¹⁾ |
| 0x00 515F | | RTC_ALRMAR4 | Alarm A register 4 | 0x00 ⁽¹⁾ |
| 0x00 5160 to 0x00 5163 | | Reserved area (4 bytes) | | |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|---------------------------|-------------------------|---------------------|--|---------------------|
| 0x00 5164 | RTC | RTC_ALRMASSRH | Alarm A subsecond register high | 0x00 ⁽¹⁾ |
| 0x00 5165 | | RTC_ALRMASSRL | Alarm A subsecond register low | 0x00 ⁽¹⁾ |
| 0x00 5166 | | RTC_ALRMASSMS KR | Alarm A masking register | 0x00 ⁽¹⁾ |
| 0x00 5167 to 0x00 5169 | Reserved area (3 bytes) | | | |
| 0x00 516A | RTC | RTC_CALRH | Calibration register high | 0x00 ⁽¹⁾ |
| 0x00 516B | | RTC_CALRL | Calibration register low | 0x00 ⁽¹⁾ |
| 0x00 516C | | RTC_TCR1 | Tamper control register 1 | 0x00 ⁽¹⁾ |
| 0x00 516D | | RTC_TCR2 | Tamper control register 2 | 0x00 ⁽¹⁾ |
| 0x00 516E to 0x00 518A | Reserved area | | | |
| 0x00 5190 | CSSLSE | CSSLSE_CSR | CSS on LSE control and status register | 0x00 ⁽¹⁾ |
| 0x00 519A to 0x00 51FF | Reserved area | | | |
| 0x00 5200 | SPI1 | SPI1_CR1 | SPI1 control register 1 | 0x00 |
| 0x00 5201 | | SPI1_CR2 | SPI1 control register 2 | 0x00 |
| 0x00 5202 | | SPI1_ICR | SPI1 interrupt control register | 0x00 |
| 0x00 5203 | | SPI1_SR | SPI1 status register | 0x02 |
| 0x00 5204 | | SPI1_DR | SPI1 data register | 0x00 |
| 0x00 5205 | | SPI1_CRCPR | SPI1 CRC polynomial register | 0x07 |
| 0x00 5206 | | SPI1_RXCRCR | SPI1 Rx CRC register | 0x00 |
| 0x00 5207 | | SPI1_TXCRCR | SPI1 Tx CRC register | 0x00 |
| 0x00 5208 to 0x00 520F | Reserved area (8 bytes) | | | |



宇翔达

Memory and register map

STM8L052R8

36/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------|--------------------------|---|--------------|
| 0x00 5210 | I2C1 | I2C1_CR1 | I2C1 control register 1 | 0x00 |
| 0x00 5211 | | I2C1_CR2 | I2C1 control register 2 | 0x00 |
| 0x00 5212 | | I2C1_FREQR | I2C1 frequency register | 0x00 |
| 0x00 5213 | | I2C1_OARL | I2C1 own address register low | 0x00 |
| 0x00 5214 | | I2C1_OARH | I2C1 own address register high | 0x00 |
| 0x00 5215 | | I2C1_OARH | I2C1 own address register for dual mode | 0x00 |
| 0x00 5216 | | I2C1_DR | I2C1 data register | 0x00 |
| 0x00 5217 | | I2C1_SR1 | I2C1 status register 1 | 0x00 |
| 0x00 5218 | | I2C1_SR2 | I2C1 status register 2 | 0x00 |
| 0x00 5219 | | I2C1_SR3 | I2C1 status register 3 | 0x0x |
| 0x00 521A | | I2C1_ITR | I2C1 interrupt control register | 0x00 |
| 0x00 521B | | I2C1_CCRL | I2C1 clock control register low | 0x00 |
| 0x00 521C | | I2C1_CCRH | I2C1 clock control register high | 0x00 |
| 0x00 521D | | I2C1_TRISE | I2C1 TRISE register | 0x02 |
| 0x00 521E | | I2C1_PECR | I2C1 packet error checking register | 0x00 |
| 0x00 521F to 0x00 522F | | Reserved area (17 bytes) | | |
| 0x00 5230 | USART1 | USART1_SR | USART1 status register | 0xC0 |
| 0x00 5231 | | USART1_DR | USART1 data register | 0XX |
| 0x00 5232 | | USART1_BRR1 | USART1 baud rate register 1 | 0x00 |
| 0x00 5233 | | USART1_BRR2 | USART1 baud rate register 2 | 0x00 |
| 0x00 5234 | | USART1_CR1 | USART1 control register 1 | 0x00 |
| 0x00 5235 | | USART1_CR2 | USART1 control register 2 | 0x00 |
| 0x00 5236 | | USART1_CR3 | USART1 control register 3 | 0x00 |
| 0x00 5237 | | USART1_CR4 | USART1 control register 4 | 0x00 |
| 0x00 5238 | | USART1_CR5 | USART1 control register 5 | 0x00 |
| 0x00 5239 | | USART1_GTR | USART1 guard time register | 0x00 |
| 0x00 523A | | USART1_PSCR | USART1 prescaler register | 0x00 |
| 0x00 523B to 0x00 524F | | Reserved area (21 bytes) | | |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------------------------|----------------|--|--------------|
| 0x00 5250 | TIM2 | TIM2_CR1 | TIM2 control register 1 | 0x00 |
| 0x00 5251 | | TIM2_CR2 | TIM2 control register 2 | 0x00 |
| 0x00 5252 | | TIM2_SMCR | TIM2 Slave mode control register | 0x00 |
| 0x00 5253 | | TIM2_ETR | TIM2 external trigger register | 0x00 |
| 0x00 5254 | | TIM2_DER | TIM2 DMA1 request enable register | 0x00 |
| 0x00 5255 | | TIM2_IER | TIM2 interrupt enable register | 0x00 |
| 0x00 5256 | | TIM2_SR1 | TIM2 status register 1 | 0x00 |
| 0x00 5257 | | TIM2_SR2 | TIM2 status register 2 | 0x00 |
| 0x00 5258 | | TIM2_EGR | TIM2 event generation register | 0x00 |
| 0x00 5259 | | TIM2_CCMR1 | TIM2 capture/compare mode register 1 | 0x00 |
| 0x00 525A | | TIM2_CCMR2 | TIM2 capture/compare mode register 2 | 0x00 |
| 0x00 525B | | TIM2_CCER1 | TIM2 capture/compare enable register 1 | 0x00 |
| 0x00 525C | | TIM2_CNTRH | TIM2 counter high | 0x00 |
| 0x00 525D | | TIM2_CNTRL | TIM2 counter low | 0x00 |
| 0x00 525E | | TIM2_PSCR | TIM2 prescaler register | 0x00 |
| 0x00 525F | | TIM2_ARRH | TIM2 auto-reload register high | 0xFF |
| 0x00 5260 | | TIM2_ARRL | TIM2 auto-reload register low | 0xFF |
| 0x00 5261 | | TIM2_CCR1H | TIM2 capture/compare register 1 high | 0x00 |
| 0x00 5262 | | TIM2_CCR1L | TIM2 capture/compare register 1 low | 0x00 |
| 0x00 5263 | | TIM2_CCR2H | TIM2 capture/compare register 2 high | 0x00 |
| 0x00 5264 | | TIM2_CCR2L | TIM2 capture/compare register 2 low | 0x00 |
| 0x00 5265 | | TIM2_BKR | TIM2 break register | 0x00 |
| 0x00 5266 | | TIM2_OISR | TIM2 output idle state register | 0x00 |
| 0x00 5267 to 0x00 527F | Reserved area (25 bytes) | | | |



宇翔达

Memory and register map

STM8L052R8

38/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------------------------|----------------|--|--------------|
| 0x00 5280 | TIM3 | TIM3_CR1 | TIM3 control register 1 | 0x00 |
| 0x00 5281 | | TIM3_CR2 | TIM3 control register 2 | 0x00 |
| 0x00 5282 | | TIM3_SMCR | TIM3 Slave mode control register | 0x00 |
| 0x00 5283 | | TIM3_ETR | TIM3 external trigger register | 0x00 |
| 0x00 5284 | | TIM3_DER | TIM3 DMA1 request enable register | 0x00 |
| 0x00 5285 | | TIM3_IER | TIM3 interrupt enable register | 0x00 |
| 0x00 5286 | | TIM3_SR1 | TIM3 status register 1 | 0x00 |
| 0x00 5287 | | TIM3_SR2 | TIM3 status register 2 | 0x00 |
| 0x00 5288 | | TIM3_EGR | TIM3 event generation register | 0x00 |
| 0x00 5289 | | TIM3_CCMR1 | TIM3 Capture/Compare mode register 1 | 0x00 |
| 0x00 528A | | TIM3_CCMR2 | TIM3 Capture/Compare mode register 2 | 0x00 |
| 0x00 528B | | TIM3_CCER1 | TIM3 Capture/Compare enable register 1 | 0x00 |
| 0x00 528C | | TIM3_CNTRH | TIM3 counter high | 0x00 |
| 0x00 528D | | TIM3_CNTRL | TIM3 counter low | 0x00 |
| 0x00 528E | | TIM3_PSCR | TIM3 prescaler register | 0x00 |
| 0x00 528F | | TIM3_ARRH | TIM3 Auto-reload register high | 0xFF |
| 0x00 5290 | | TIM3_ARRL | TIM3 Auto-reload register low | 0xFF |
| 0x00 5291 | | TIM3_CCR1H | TIM3 Capture/Compare register 1 high | 0x00 |
| 0x00 5292 | | TIM3_CCR1L | TIM3 Capture/Compare register 1 low | 0x00 |
| 0x00 5293 | | TIM3_CCR2H | TIM3 Capture/Compare register 2 high | 0x00 |
| 0x00 5294 | | TIM3_CCR2L | TIM3 Capture/Compare register 2 low | 0x00 |
| 0x00 5295 | | TIM3_BKR | TIM3 break register | 0x00 |
| 0x00 5296 | | TIM3_OISR | TIM3 output idle state register | 0x00 |
| 0x00 5297 to 0x00 52AF | Reserved area (25 bytes) | | | |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|-----------|-------|----------------|--|--------------|
| 0x00 52B0 | TIM1 | TIM1_CR1 | TIM1 control register 1 | 0x00 |
| 0x00 52B1 | | TIM1_CR2 | TIM1 control register 2 | 0x00 |
| 0x00 52B2 | | TIM1_SMCR | TIM1 Slave mode control register | 0x00 |
| 0x00 52B3 | | TIM1_ETR | TIM1 external trigger register | 0x00 |
| 0x00 52B4 | | TIM1_DER | TIM1 DMA1 request enable register | 0x00 |
| 0x00 52B5 | | TIM1_IER | TIM1 Interrupt enable register | 0x00 |
| 0x00 52B6 | | TIM1_SR1 | TIM1 status register 1 | 0x00 |
| 0x00 52B7 | | TIM1_SR2 | TIM1 status register 2 | 0x00 |
| 0x00 52B8 | | TIM1_EGR | TIM1 event generation register | 0x00 |
| 0x00 52B9 | | TIM1_CCMR1 | TIM1 Capture/Compare mode register 1 | 0x00 |
| 0x00 52BA | | TIM1_CCMR2 | TIM1 Capture/Compare mode register 2 | 0x00 |
| 0x00 52BB | | TIM1_CCMR3 | TIM1 Capture/Compare mode register 3 | 0x00 |
| 0x00 52BC | | TIM1_CCMR4 | TIM1 Capture/Compare mode register 4 | 0x00 |
| 0x00 52BD | | TIM1_CCER1 | TIM1 Capture/Compare enable register 1 | 0x00 |
| 0x00 52BE | | TIM1_CCER2 | TIM1 Capture/Compare enable register 2 | 0x00 |
| 0x00 52BF | | TIM1_CNTRH | TIM1 counter high | 0x00 |
| 0x00 52C0 | | TIM1_CNTRL | TIM1 counter low | 0x00 |
| 0x00 52C1 | | TIM1_PSCRH | TIM1 prescaler register high | 0x00 |
| 0x00 52C2 | | TIM1_PSCRL | TIM1 prescaler register low | 0x00 |
| 0x00 52C3 | | TIM1_ARRH | TIM1 Auto-reload register high | 0xFF |
| 0x00 52C4 | | TIM1_ARRL | TIM1 Auto-reload register low | 0xFF |
| 0x00 52C5 | | TIM1_RCR | TIM1 Repetition counter register | 0x00 |
| 0x00 52C6 | | TIM1_CCR1H | TIM1 Capture/Compare register 1 high | 0x00 |
| 0x00 52C7 | | TIM1_CCR1L | TIM1 Capture/Compare register 1 low | 0x00 |
| 0x00 52C8 | | TIM1_CCR2H | TIM1 Capture/Compare register 2 high | 0x00 |
| 0x00 52C9 | | TIM1_CCR2L | TIM1 Capture/Compare register 2 low | 0x00 |
| 0x00 52CA | | TIM1_CCR3H | TIM1 Capture/Compare register 3 high | 0x00 |
| 0x00 52CB | | TIM1_CCR3L | TIM1 Capture/Compare register 3 low | 0x00 |
| 0x00 52CC | | TIM1_CCR4H | TIM1 Capture/Compare register 4 high | 0x00 |
| 0x00 52CD | | TIM1_CCR4L | TIM1 Capture/Compare register 4 low | 0x00 |
| 0x00 52CE | | TIM1_BKR | TIM1 break register | 0x00 |
| 0x00 52CF | | TIM1_DTR | TIM1 dead-time register | 0x00 |
| 0x00 52D0 | | TIM1_OISR | TIM1 output idle state register | 0x00 |
| 0x00 52D1 | | TIM1_DCR1 | DMA1 control register 1 | 0x00 |



宇翔达

Memory and register map

STM8L052R8

40/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------------------------|----------------|--|--------------|
| 0x00 52D2 | TIM1 | TIM1_DCR2 | TIM1 DMA1 control register 2 | 0x00 |
| 0x00 52D3 | | TIM1_DMA1R | TIM1 DMA1 address for burst mode | 0x00 |
| 0x00 52D4 to 0x00 52DF | Reserved area (12 bytes) | | | |
| 0x00 52E0 | TIM4 | TIM4_CR1 | TIM4 control register 1 | 0x00 |
| 0x00 52E1 | | TIM4_CR2 | TIM4 control register 2 | 0x00 |
| 0x00 52E2 | | TIM4_SMCR | TIM4 Slave mode control register | 0x00 |
| 0x00 52E3 | | TIM4_DER | TIM4 DMA1 request enable register | 0x00 |
| 0x00 52E4 | | TIM4_IER | TIM4 Interrupt enable register | 0x00 |
| 0x00 52E5 | | TIM4_SR1 | TIM4 status register 1 | 0x00 |
| 0x00 52E6 | | TIM4_EGR | TIM4 Event generation register | 0x00 |
| 0x00 52E7 | | TIM4_CNTR | TIM4 counter | 0x00 |
| 0x00 52E8 | | TIM4_PSCR | TIM4 prescaler register | 0x00 |
| 0x00 52E9 | | TIM4_ARR | TIM4 Auto-reload register | 0x00 |
| 0x00 52EA to 0x00 52FE | Reserved area (21 bytes) | | | |
| 0x00 52FF | IRTIM | IR_CR | Infrared control register | 0x00 |
| 0x00 5300 | TIM5 | TIM5_CR1 | TIM5 control register 1 | 0x00 |
| 0x00 5301 | | TIM5_CR2 | TIM5 control register 2 | 0x00 |
| 0x00 5302 | | TIM5_SMCR | TIM5 Slave mode control register | 0x00 |
| 0x00 5303 | | TIM5_ETR | TIM5 external trigger register | 0x00 |
| 0x00 5304 | | TIM5_DER | TIM5 DMA1 request enable register | 0x00 |
| 0x00 5305 | | TIM5_IER | TIM5 interrupt enable register | 0x00 |
| 0x00 5306 | | TIM5_SR1 | TIM5 status register 1 | 0x00 |
| 0x00 5307 | | TIM5_SR2 | TIM5 status register 2 | 0x00 |
| 0x00 5308 | | TIM5_EGR | TIM5 event generation register | 0x00 |
| 0x00 5309 | | TIM5_CCMR1 | TIM5 Capture/Compare mode register 1 | 0x00 |
| 0x00 530A | | TIM5_CCMR2 | TIM5 Capture/Compare mode register 2 | 0x00 |
| 0x00 530B | | TIM5_CCER1 | TIM5 Capture/Compare enable register 1 | 0x00 |
| 0x00 530C | | TIM5_CNTRH | TIM5 counter high | 0x00 |
| 0x00 530D | | TIM5_CNTL | TIM5 counter low | 0x00 |
| 0x00 530E | | TIM5_PSCR | TIM5 prescaler register | 0x00 |
| 0x00 530F | | TIM5_ARRH | TIM5 Auto-reload register high | 0xFF |
| 0x00 5310 | | TIM5_ARRL | TIM5 Auto-reload register low | 0xFF |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------------|-------|---------------------------|--------------------------------------|--------------|
| 0x00 5311 | TIM5 | TIM5_CCR1H | TIM5 Capture/Compare register 1 high | 0x00 |
| 0x00 5312 | | TIM5_CCR1L | TIM5 Capture/Compare register 1 low | 0x00 |
| 0x00 5313 | | TIM5_CCR2H | TIM5 Capture/Compare register 2 high | 0x00 |
| 0x00 5314 | | TIM5_CCR2L | TIM5 Capture/Compare register 2 low | 0x00 |
| 0x00 5315 | | TIM5_BKR | TIM5 break register | 0x00 |
| 0x00 5316 | | TIM5_OISR | TIM5 output idle state register | 0x00 |
| 0x00 5317 to 0x00 533F | | Reserved area | | |
| 0x00 5340 | ADC1 | ADC1_CR1 | ADC1 configuration register 1 | 0x00 |
| 0x00 5341 | | ADC1_CR2 | ADC1 configuration register 2 | 0x00 |
| 0x00 5342 | | ADC1_CR3 | ADC1 configuration register 3 | 0x1F |
| 0x00 5343 | | ADC1_SR | ADC1 status register | 0x00 |
| 0x00 5344 | | ADC1_DRH | ADC1 data register high | 0x00 |
| 0x00 5345 | | ADC1_DRL | ADC1 data register low | 0x00 |
| 0x00 5346 | | ADC1_HTRH | ADC1 high threshold register high | 0x0F |
| 0x00 5347 | | ADC1_HTRL | ADC1 high threshold register low | 0xFF |
| 0x00 5348 | | ADC1_LTRH | ADC1 low threshold register high | 0x00 |
| 0x00 5349 | | ADC1_LTRL | ADC1 low threshold register low | 0x00 |
| 0x00 534A | | ADC1_SQR1 | ADC1 channel sequence 1 register | 0x00 |
| 0x00 534B | | ADC1_SQR2 | ADC1 channel sequence 2 register | 0x00 |
| 0x00 534C | | ADC1_SQR3 | ADC1 channel sequence 3 register | 0x00 |
| 0x00 534D | | ADC1_SQR4 | ADC1 channel sequence 4 register | 0x00 |
| 0x00 534E | | ADC1_TRIGR1 | ADC1 trigger disable 1 | 0x00 |
| 0x00 534F | | ADC1_TRIGR2 | ADC1 trigger disable 2 | 0x00 |
| 0x00 5350 | | ADC1_TRIGR3 | ADC1 trigger disable 3 | 0x00 |
| 0x00 5351 | | ADC1_TRIGR4 | ADC1 trigger disable 4 | 0x00 |
| 0x00 5352 to 0x00 53BF | | Reserved area (110 bytes) | | |



宇翔达

Memory and register map

STM8L052R8

42/55

Doc ID 023133 Rev 2

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|--------|----------------|---------------------------------|--------------|
| 0x00 53C0 | SPI2 | SPI2_CR1 | SPI2 control register 1 | 0x00 |
| 0x00 53C1 | | SPI2_CR2 | SPI2 control register 2 | 0x00 |
| 0x00 53C2 | | SPI2_ICR | SPI2 interrupt control register | 0x00 |
| 0x00 53C3 | | SPI2_SR | SPI2 status register | 0x02 |
| 0x00 53C4 | | SPI2_DR | SPI2 data register | 0x00 |
| 0x00 53C5 | | SPI2_CRCPR | SPI2 CRC polynomial register | 0x07 |
| 0x00 53C6 | | SPI2_RXCRCR | SPI2 Rx CRC register | 0x00 |
| 0x00 53C7 | | SPI2_TXCRCR | SPI2 Tx CRC register | 0x00 |
| 0x00 53C8 to 0x00 53DF | | Reserved area | | |
| 0x00 53E0 | USART2 | USART2_SR | USART2 status register | 0xC0 |
| 0x00 53E1 | | USART2_DR | USART2 data register | 0XX |
| 0x00 53E2 | | USART2_BRR1 | USART2 baud rate register 1 | 0x00 |
| 0x00 53E3 | | USART2_BRR2 | USART2 baud rate register 2 | 0x00 |
| 0x00 53E4 | | USART2_CR1 | USART2 control register 1 | 0x00 |
| 0x00 53E5 | | USART2_CR2 | USART2 control register 2 | 0x00 |
| 0x00 53E6 | | USART2_CR3 | USART2 control register 3 | 0x00 |
| 0x00 53E7 | | USART2_CR4 | USART2 control register 4 | 0x00 |
| 0x00 53E8 | | USART2_CR5 | USART2 control register 5 | 0x00 |
| 0x00 53E9 | | USART2_GTR | USART2 guard time register | 0x00 |
| 0x00 53EA | | USART2_PSCR | USART2 prescaler register | 0x00 |
| 0x00 53EB to 0x00 53EF | | Reserved area | | |
| 0x00 53F0 | USART3 | USART3_SR | USART3 status register | 0xC0 |
| 0x00 53F1 | | USART3_DR | USART3 data register | 0XX |
| 0x00 53F2 | | USART3_BRR1 | USART3 baud rate register 1 | 0x00 |
| 0x00 53F3 | | USART3_BRR2 | USART3 baud rate register 2 | 0x00 |
| 0x00 53F4 | | USART3_CR1 | USART3 control register 1 | 0x00 |
| 0x00 53F5 | | USART3_CR2 | USART3 control register 2 | 0x00 |
| 0x00 53F6 | | USART3_CR3 | USART3 control register 3 | 0x00 |
| 0x00 53F7 | | USART3_CR4 | USART3 control register 4 | 0x00 |
| 0x00 53F8 | | USART3_CR5 | USART3 control register 5 | 0x00 |
| 0x00 53F9 | | USART3_GTR | USART3 guard time register | 0x00 |
| 0x00 53FA | | USART3_PSCR | USART3 prescaler register | 0x00 |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status | |
|------------------------|-------|-------------------------|----------------------------------|--------------|--|
| 0x00 53FB to 0x00 53FF | | Reserved area | | | |
| 0x00 5400 | LCD | LCD_CR1 | LCD control register 1 | 0x00 | |
| 0x00 5401 | | LCD_CR2 | LCD control register 2 | 0x00 | |
| 0x00 5402 | | LCD_CR3 | LCD control register 3 | 0x00 | |
| 0x00 5403 | | LCD_FRQ | LCD frequency selection register | 0x00 | |
| 0x00 5404 | | LCD_PM0 | LCD Port mask register 0 | 0x00 | |
| 0x00 5405 | | LCD_PM1 | LCD Port mask register 1 | 0x00 | |
| 0x00 5406 | | LCD_PM2 | LCD Port mask register 2 | 0x00 | |
| 0x00 5407 | | Reserved area | | | |
| 0x00 5408 | | LCD_PM4 | LCD Port mask register 4 | 0x00 | |
| 0x00 5409 to 0x00 540B | LCD | Reserved area (3 bytes) | | | |
| 0x00 540C | | LCD_RAM0 | LCD display memory 0 | 0x00 | |
| 0x00 540D | | LCD_RAM1 | LCD display memory 1 | 0x00 | |
| 0x00 540E | | LCD_RAM2 | LCD display memory 2 | 0x00 | |
| 0x00 540F | | LCD_RAM3 | LCD display memory 3 | 0x00 | |
| 0x00 5410 | | LCD_RAM4 | LCD display memory 4 | 0x00 | |
| 0x00 5411 | | LCD_RAM5 | LCD display memory 5 | 0x00 | |
| 0x00 5412 | | LCD_RAM6 | LCD display memory 6 | 0x00 | |
| 0x00 5413 | | LCD_RAM7 | LCD display memory 7 | 0x00 | |
| 0x00 5414 | | LCD_RAM8 | LCD display memory 8 | 0x00 | |
| 0x00 5415 | | LCD_RAM9 | LCD display memory 9 | 0x00 | |
| 0x00 5416 | | LCD_RAM10 | LCD display memory 10 | 0x00 | |
| 0x00 5417 | | LCD_RAM11 | LCD display memory 11 | 0x00 | |
| 0x00 5418 | | LCD_RAM12 | LCD display memory 12 | 0x00 | |
| 0x00 5419 | | LCD_RAM13 | LCD display memory 13 | 0x00 | |
| 0x00 541A | LCD | Reserved area | | | |
| 0x00 541B | | LCD_RAM15 | LCD display memory 15 | 0x00 | |
| 0x00 541C | | Reserved area | | | |
| 0x00 541D | LCD | LCD_RAM17 | LCD display memory 17 | 0x00 | |
| 0x00 541E | | Reserved area | | | |
| 0x00 541F | | LCD_RAM19 | LCD display memory 19 | 0x00 | |
| 0x00 5420 | LCD | Reserved area | | | |
| 0x00 5421 | | LCD_RAM21 | LCD display memory 21 | 0x00 | |

Table 7. General hardware register map (continued)

Table 7. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status | |
|------------------------|-------|-------------------------|--|--------------|--|
| 0x00 5422 to 0x00 542E | | Reserved area | | | |
| 0x00 542F | LCD | LCD_CR4 | LCD control register 4 | 0x00 | |
| 0x00 5430 | RI | Reserved area (1 byte) | | | |
| 0x00 5431 | | RI_ICR1 | Timer input capture routing register 1 | 0x00 | |
| 0x00 5432 | | RI_ICR2 | Timer input capture routing register 2 | 0x00 | |
| 0x00 5433 | | RI_IOIR1 | I/O input register 1 | 0xXX | |
| 0x00 5434 | | RI_IOIR2 | I/O input register 2 | 0xXX | |
| 0x00 5435 | | RI_IOIR3 | I/O input register 3 | 0xXX | |
| 0x00 5436 | | RI_IOCMR1 | I/O control mode register 1 | 0x00 | |
| 0x00 5437 | | RI_IOCMR2 | I/O control mode register 2 | 0x00 | |
| 0x00 5438 | | RI_IOCMR3 | I/O control mode register 3 | 0x00 | |
| 0x00 5439 | | RI_IOSR1 | I/O switch register 1 | 0x00 | |
| 0x00 543A | | RI_IOSR2 | I/O switch register 2 | 0x00 | |
| 0x00 543B | | RI_IOSR3 | I/O switch register 3 | 0x00 | |
| 0x00 543C | | RI_IOGCR | I/O group control register | 0x3F | |
| 0x00 543D | | RI_ASCR1 | Analog switch register 1 | 0x00 | |
| 0x00 543E | | RI_ASCR2 | Analog switch register 2 | 0x00 | |
| 0x00 543F | | RI_RCR | Resistor control register 1 | 0x00 | |
| 0x00 5440 to 0x00 5444 | | Reserved area (5 bytes) | | | |

1. These registers are not impacted by a system reset. They are reset at power-on.

Table 7. General hardware register map (continued)

Table 8. CPU/SWIM/debug module/interrupt controller registers

| Address | Block | Register Label | Register Name | Reset Status |
|------------------------|--------------------------|--------------------------|--|--------------|
| 0x00 7F00 | CPU ⁽¹⁾ | A | Accumulator | 0x00 |
| 0x00 7F01 | | PCE | Program counter extended | 0x00 |
| 0x00 7F02 | | PCH | Program counter high | 0x00 |
| 0x00 7F03 | | PCL | Program counter low | 0x00 |
| 0x00 7F04 | | XH | X index register high | 0x00 |
| 0x00 7F05 | | XL | X index register low | 0x00 |
| 0x00 7F06 | | YH | Y index register high | 0x00 |
| 0x00 7F07 | | YL | Y index register low | 0x00 |
| 0x00 7F08 | | SPH | Stack pointer high | 0x03 |
| 0x00 7F09 | | SPL | Stack pointer low | 0xFF |
| 0x00 7F0A | | CCR | Condition code register | 0x28 |
| 0x00 7F0B to 0x00 7F5F | CPU | Reserved area (85 bytes) | | |
| 0x00 7F60 | | CFG_GCR | Global configuration register | 0x00 |
| 0x00 7F70 | ITC-SPR | ITC_SPR1 | Interrupt Software priority register 1 | 0xFF |
| 0x00 7F71 | | ITC_SPR2 | Interrupt Software priority register 2 | 0xFF |
| 0x00 7F72 | | ITC_SPR3 | Interrupt Software priority register 3 | 0xFF |
| 0x00 7F73 | | ITC_SPR4 | Interrupt Software priority register 4 | 0xFF |
| 0x00 7F74 | | ITC_SPR5 | Interrupt Software priority register 5 | 0xFF |
| 0x00 7F75 | | ITC_SPR6 | Interrupt Software priority register 6 | 0xFF |
| 0x00 7F76 | | ITC_SPR7 | Interrupt Software priority register 7 | 0xFF |
| 0x00 7F77 | | ITC_SPR8 | Interrupt Software priority register 8 | 0xFF |
| 0x00 7F78 to 0x00 7F79 | Reserved area (2 bytes) | | | |
| 0x00 7F80 | SWIM | SWIM_CSR | SWIM control status register | 0x00 |
| 0x00 7F81 to 0x00 7F8F | Reserved area (15 bytes) | | | |

**Table 8. CPU/SWIM/debug module/interrupt controller registers**

Table 8. CPU/SWIM/debug module/interrupt controller registers (continued)

| Address | Block | Register Label | Register Name | Reset Status |
|------------------------|--------------|-------------------------|---|---------------------|
| 0x00 7F90 | DM | DM_BK1RE | DM breakpoint 1 register extended byte | 0xFF |
| 0x00 7F91 | | DM_BK1RH | DM breakpoint 1 register high byte | 0xFF |
| 0x00 7F92 | | DM_BK1RL | DM breakpoint 1 register low byte | 0xFF |
| 0x00 7F93 | | DM_BK2RE | DM breakpoint 2 register extended byte | 0xFF |
| 0x00 7F94 | | DM_BK2RH | DM breakpoint 2 register high byte | 0xFF |
| 0x00 7F95 | | DM_BK2RL | DM breakpoint 2 register low byte | 0xFF |
| 0x00 7F96 | | DM_CR1 | DM Debug module control register 1 | 0x00 |
| 0x00 7F97 | | DM_CR2 | DM Debug module control register 2 | 0x00 |
| 0x00 7F98 | | DM_CSR1 | DM Debug module control/status register 1 | 0x10 |
| 0x00 7F99 | | DM_CSR2 | DM Debug module control/status register 2 | 0x00 |
| 0x00 7F9A | | DM_ENFCTR | DM enable function register | 0xFF |
| 0x00 7F9B to 0x00 7F9F | | Reserved area (5 bytes) | | |

1. Accessible by debug module only

Table 8. CPU/SWIM/debug module/interrupt controller registers (continued)

6 Interrupt vector mapping

Table 9. Interrupt mapping

| IRQ No. | Source block | Description | Wakeup from Halt mode | Wakeup from Active-halt mode | Wakeup from Wait (WFI mode) | Wakeup from Wait (WFE mode) ⁽¹⁾ | Vector address |
|---------|-----------------------------|--|-----------------------|------------------------------|-----------------------------|--|----------------|
| | RESET | Reset | Yes | Yes | Yes | Yes | 0x00 8000 |
| | TRAP | Software interrupt | - | - | - | - | 0x00 8004 |
| 0 | TLI ⁽²⁾ | External Top level Interrupt | - | - | - | - | 0x00 8008 |
| 1 | FLASH | EOP/WR_PG_DIS | - | - | Yes | Yes ⁽⁵⁾ | 0x00 800C |
| 2 | DMA1 0/1 | DMA1 channels 0/1 | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8010 |
| 3 | DMA1 2/3 | DMA1 channels 2/3 | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8014 |
| 4 | RTC/LSE_CSS | RTC alarminterrupt/LSE CSS interrupt | Yes | Yes | Yes | Yes | 0x00 8018 |
| 5 | EXTI E/F/PVD ⁽³⁾ | PortE/F interrupt/PVD interrupt | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 801C |
| 6 | EXTIB/G | External interrupt port B/G | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8020 |
| 7 | EXTID/H | External interrupt port D | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8024 |
| 8 | EXTI0 | External interrupt 0 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8028 |
| 9 | EXTI1 | External interrupt 1 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 802C |
| 10 | EXTI2 | External interrupt 2 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8030 |
| 11 | EXTI3 | External interrupt 3 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8034 |
| 12 | EXTI4 | External interrupt 4 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8038 |
| 13 | EXTI5 | External interrupt 5 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 803C |
| 14 | EXTI6 | External interrupt 6 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8040 |
| 15 | EXTI7 | External interrupt 7 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8044 |
| 16 | LCD | LCD interrupt | - | - | Yes | Yes | 0x00 8048 |
| 17 | CLK/TIM1 | system clock switch/CSS interrupt/TIM 1 break | - | - | Yes | Yes ⁽⁵⁾ | 0x00 804C |
| 18 | ADC1 | ACD1 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8050 |
| 19 | TIM2/USART2 | TIM2 update/overflow/trigger/break USART2 transmission complete/transmit data register empty interrupt | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8054 |
| 20 | TIM2/USART2 | capture/compare/USART2 interrupt | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8058 |



宇翔达

Interrupt vector mapping

STM8L052R8

48/55

Doc ID 023133 Rev 2

Table 9. Interrupt mapping (continued)

| IRQ No. | Source block | Description | Wakeup from Halt mode | Wakeup from Active-halt mode | Wakeup from Wait (WFI mode) | Wakeup from Wait (WFE mode) ⁽¹⁾ | Vector address |
|---------|------------------------|---|-----------------------|------------------------------|-----------------------------|--|----------------|
| 21 | TIM3/USART3 | TIM3 update/overflow/trigger/break USART3 transmission complete/transmit data register empty interrupt | - | - | Yes | Yes ⁽⁵⁾ | 0x00 805C |
| 22 | TIM3/USART3 | TIM3 capture/compareUSART3 Receive register data full/overrun/idle line detected/parity error/interrupt | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8060 |
| 23 | TIM1 | Update /overflow/trigger/ COM | - | - | - | Yes ⁽⁵⁾ | 0x00 8064 |
| 24 | TIM1 | Capture/compare | - | - | - | Yes ⁽⁵⁾ | 0x00 8068 |
| 25 | TIM4 | TIM4 update/overflow/trigger | - | - | Yes | Yes ⁽⁵⁾ | 0x00 806C |
| 26 | SPI1 | End of Transfer | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 8070 |
| 27 | USART1/TIM5 | USART1 transmission complete/transmit data register empty/TIM5 update/overflow/trigger/break | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8074 |
| 28 | USART1/TIM5 | USART1 received data ready/overrun error/idle line detected/parity error/TIM5 capture/compare | - | - | Yes | Yes ⁽⁵⁾ | 0x00 8078 |
| 29 | I ² C1/SPI2 | I ² C1 interrupt ⁽⁴⁾ /SPI2 | Yes | Yes | Yes | Yes ⁽⁵⁾ | 0x00 807C |

1. The Low power wait mode is entered when executing a WFE instruction in Low power run mode.
2. The TLI interrupt is the logic OR between TIM2 overflow interrupt, and TIM4 overflow interrupts.
3. The interrupt from PVD is logically OR-ed with Port E and F interrupts. Register EXTI_CONF allows to select between Port E and Port F interrupt (see [External interrupt port select register \(EXTI_CONF\)](#) in the RM0031).
4. The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.
5. In WFE mode, this interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode. When this interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.



宇翔达


Package characteristics

STM8L052R8

50/55

Doc ID 023133 Rev 2

Figure 5. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline




1. Drawing is not to scale.

Table 10. LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

| Symbol | millimeters | | | inches ⁽¹⁾ | | |
|----------------|-------------|-------|------|-----------------------|--------|--------|
| | Min | Typ | Max | Min | Typ | Max |
| A | | | 1.60 | | | 0.0630 |
| A1 | 0.05 | | 0.15 | 0.0020 | | 0.0059 |
| A2 | 1.35 | 1.40 | 1.45 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.17 | 0.22 | 0.27 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.09 | | 0.20 | 0.0035 | | 0.0079 |
| D | | 12.00 | | | 0.4724 | |
| D1 | | 10.00 | | | 0.3937 | |
| E | | 12.00 | | | 0.4724 | |
| E1 | | 10.00 | | | 0.3937 | |
| e | | 0.50 | | | 0.0197 | |
| θ | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| L | 0.45 | 0.60 | 0.75 | 0.0177 | 0.0236 | 0.0295 |
| L1 | | 1.00 | | | 0.0394 | |
| Number of pins | | | | | | |
| N | 64 | | | | | |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 6. Recommended footprint



1. Dimensions are in millimeters.



宇翔达

Package characteristics

STM8L052R8

52/55

Doc ID 023133 Rev 2

8 Ordering information scheme

Figure 7. Ordering information scheme

Example:

STM8 L 052 R 8 T 6

Device family

STM8 microcontroller

Product type

L = Low power

Device subfamily

052: Devices with LCD

Pin count

R = 64 pins

Program memory size

8 = 64 Kbytes of Flash memory

Package

T = LQFP

Temperature range

6 = Industrial temperature range, -40 to 85 °C

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the ST Sales Office nearest to you.

9 Revision history

Table 11. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 20-Apr-2012 | 1 | Initial release. |
| 05-Jun-2012 | 2 | Modified LCD in <i>Features</i> , <i>Section 3.6: LCD (Liquid crystal display)</i> , <i>Table 1: High density value line STM8L05xxx low power device features and peripheral counts</i> , <i>Figure 1: High density value line STM8L05xxx device block diagram</i> , <i>Table 4: High density value line STM8L05xxx pin description</i> , <i>Figure 4: Memory map</i> , <i>Table 4: High density value line STM8L05xxx pin description</i> , and <i>Table 7: General hardware register map</i> Modified <i>Section 2.2: Ultra low power continuum</i> “compatibility with STM8L15x family” |



宇翔达

Revision history

STM8L052R8

54/55

Doc ID 023133 Rev 2

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

