

MX66L1G45G

3V, 1G-BIT [x 1/x 2/x 4] CMOS MXSMIO[®] (SERIAL MULTI I/O) FLASH MEMORY

Key Features

- Advanced sector protection function (Solid and Password Protect)
- Multi I/O Support Single I/O, Dual I/O, and Quad I/O
- Support DTR (Double Transfer Rate) Mode
- Support clock frequency up to 166MHz
- Quad Peripheral Interface (QPI) Read / Program Mode



Contents

| | URES | |
|--------------|--|----|
| 2. GENE | ERAL DESCRIPTION | |
| | Table 1. Read performance Comparison | 6 |
| | CONFIGURATIONS | |
| | DESCRIPTION | |
| | CK DIAGRAM | |
| 6. DATA | A PROTECTION | |
| | Table 2. Protected Area Sizes | |
| | Table 3. 4K-bit Secured OTP Definition | |
| 7. Mem | ory Organization | |
| | Table 4. Memory Organization | |
| | | |
| 8-1. | | |
| 8-2. | Quad Peripheral Interface (QPI) Read Mode | |
| 9. COW | Table 5. Command Set | |
| 9-1. | | |
| 9-1. 9-2. | | |
| 9-2. 9-3. | | |
| 9-4. | | |
| 9-5. | | |
| 9-6. | | |
| 9-7. | | |
| • • • | Table 6. ID Definitions | |
| 9-8. | | |
| 9-9. | Read Configuration Register (RDCR) | 34 |
| | Table 7. Status Register | |
| | Table 8. Configuration Register | |
| | Table 9. Output Driver Strength Table | |
| 9-10 | 0. Write Status Register (WRSR) | |
| 0.44 | Table 10. Protection Modes | |
| | 1. Enter 4-byte mode (EN4B) | |
| | 2. Exit 4-byte mode (EX4B) | |
| | 3. Read Data Bytes (READ) | |
| | Read Data Bytes at Higher Speed (FAST_READ) Dual Output Read Mode (DREAD) | |
| | 2 x I/O Read Mode (2READ). | |
| | 7. Quad Read Mode (QREAD) | |
| | 3. 4 x I/O Read Mode (4READ) | |
| | 9. Fast Double Transfer Rate Read (FASTDTRD) | |
| | 0. 2 x I/O Double Transfer Rate Read Mode (2DTRD) | |
| | 1. 4 x I/O Double Transfer Rate Read Mode (4DTRD) | |
| | 2. Preamble Bit | |
| | 3. 4-Byte Address Command Set | |
| | 4. Performance Enhance Mode | |
| | 5. Burst Read | |
| 9-26 | 6. Fast Boot | |
| | Table 11. Fast Boot Register (FBR) | 73 |

シアリア

MX66L1G45G

| - | F | = 翔达 | |
|-----|---------|---|-----|
| | 9-27. | Sector Erase (SE) | 76 |
| | | | |
| | 9-28. | Block Erase (BE32K) | 77 |
| | | Block Erase (BE) | |
| | | Chip Erase (CE) | |
| | | Page Program (PP) | |
| | | 4 x I/O Page Program (4PP) | |
| | | Deep Power-down (DP) | |
| | | Enter Secured OTP (ENSO) | |
| | | Exit Secured OTP (EXSO) | |
| | | Read Security Register (RDSCUR) | |
| | | Write Security Register (WRSCUR) | |
| | • • • • | Table 12. Security Register Definition | |
| | 9-38. | Write Protection Selection (WPSEL) | |
| | | Advanced Sector Protection | |
| | | Table 13. Lock Register | 89 |
| | | Table 14. SPB Lock Register | |
| | | Table 15. SPB Register | 91 |
| | | Table 16. DPB Register | |
| | 9-40. | Program/Erase Suspend/Resume | |
| | | Erase Suspend | |
| | | Program Suspend | |
| | 9-43. | | |
| | 9-44. | | |
| | | Software Reset (Reset-Enable (RSTEN) and Reset (RST)) | |
| | 9-46. | Read SFDP Mode (RDSFDP) | |
| | | Table 17. Signature and Parameter Identification Data Values. | |
| | | Table 18. Parameter Table (0): JEDEC Flash Parameter Tables | |
| | | Table 19. Parameter Table (1): 4-Byte Instruction Tables. | |
| 10 | DEGE | Table 20. Parameter Table (2): Macronix Flash Parameter Tables T | |
| 10. | RESE | Table 21. Reset Timing-(Power On) | |
| | | Table 22. Reset Timing-(Other Operation) | |
| 11. | POWE | ER-ON STATE | |
| | | TRICAL SPECIFICATIONS | |
| | | Table 23. ABSOLUTE MAXIMUM RATINGS | |
| | | Table 24. CAPACITANCE TA = 25°C, f = 1.0 MHz. | |
| | | Table 25. DC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V - 3.6V) | 119 |
| | | Table 26. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V - 3.6V) | 120 |
| 13. | OPER | ATING CONDITIONS | |
| | | Table 27. Power-Up/Down Voltage and Timing | |
| | | INITIAL DELIVERY STATE | |
| | | E AND PROGRAMMING PERFORMANCE | |
| | | E AND PROGRAMMING PERFORMANCE (Factory Mode) | |
| | | RETENTION | |
| | | H-UP CHARACTERISTICS | |
| | | RING INFORMATION | |
| | | | |
| 20. | | | |
| | 20-1. | 16-pin SOP (300mil) | 129 |



MX66L1G45G

| | 130 |
|----------------------|-----|
| 21. REVISION HISTORY | 131 |



MX66L1G45G

3V 1G-BIT [x 1/x 2/x 4] CMOS MXSMIO[®] (SERIAL MULTII/O) FLASH MEMORY

1. FEATURES

GENERAL

- Supports Serial Peripheral Interface -- Mode 0 and Mode 3
- Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Protocol Support
 - Single I/O, Dual I/O and Quad I/O
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 2.3V to 2.5V
- · Fast read for SPI mode
 - Support clock frequency up to 166MHz
 - Support Fast Read, 2READ, DREAD, 4READ, QREAD instructions
 - Support DTR (Double Transfer Rate) Mode
 - Configurable dummy cycle number for fast read operation
- Quad Peripheral Interface (QPI) available
- Equal Sectors with 4K byte each, or Equal Blocks with 32K byte each or Equal Blocks with 64K byte each
 Any Block can be erased individually
- Programming :
 - 256byte page buffer
 - Quad Input/Output page program(4PP) to enhance program performance
- Typical 100,000 erase/program cycles
- 20 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- Advanced Security Features
 - Block lock protection

The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase instructions

- Advanced sector protection function (Solid and Password Protect)
- Additional 4K bit security OTP
 - Features unique identifier
- factory locked identifiable, and customer lockable
- Command Reset
- Program/Erase Suspend and Resume operation
- Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - REMS command for 1-byte manufacturer ID and 1-byte device ID
- Support Serial Flash Discoverable Parameters (SFDP) mode



HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
 - Hardware write protection or serial data Input/Output for 4 x I/O read mode
- NC/SIO3
 - No connect or Serial input & Output for 4 x I/O read mode
- RESET#
 - Hardware Reset pin
- PACKAGE
 - 16-pin SOP (300mil)
 - 24-Ball BGA (5x5 ball array)
 - All devices are RoHS Compliant and Halogen-free



2. GENERAL DESCRIPTION

MX66L1G45G is 1Gb bits serial Flash memory, which is configured as 134,217,728 x 8 internally. When it is in two or four I/O mode, the structure becomes 536,870,912 bits x 2 or 268,435,456 bits x 4. MX66L1G45G feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI, SO, WP# and NC pins become SIO0, SIO1, SIO2 and SIO3 pins for address/dummy bits input and data output.

The MX66L1G45G MXSMIO[®] (Serial Multi I/O) provides sequential read operation on the whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis. Erase command is executed on 4K-byte sector, 32K-byte block, or 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode.

The MX66L1G45G utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

| Numbers of Dummy Cycles | | | East Road East Road | | Dual IO Fast Read (MHz) | Quad IO Fast Read (MHz) |
|----------------------------|------|------|---------------------|-----|-------------------------------|-------------------------------|
| 4 | - | - | - | 84* | 70 | |
| 6 | 133 | 133 | 104 | 104 | 84* | |
| 8 | 133* | 133* | 133* | 133 | 104 | |
| 10 | 166 | 166 | 166 | 166 | 133 | |

 Table 1. Read performance Comparison


| Numbers of Dummy Cycles | Fast DTR Read (MHz) | Dual I/O DT Read (MHz) | Quad I/O DT Read (MHz) |
|----------------------------|------------------------|---------------------------|---------------------------|
| 4 | - | 52* | 42 |
| 6 | 66 | 66 | 52* |
| 8 | 66* | 66 | 66 |
| 10 | 83 | 83 | 83 |

Note: * mean default status




3. PIN CONFIGURATIONS

16-PIN SOP (300mil)



24-Ball BGA (5x5 ball array)




4. PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
|----------|---|
| CS# | Chip Select |
| SI/SIO0 | Serial Data Input (for 1 x I/O)/ Seria Data Input & Output (for 2xI/O or 4xI/ O read mode) |
| SO/SIO1 | Serial Data Output (for 1 x I/O)/ Seria Data Input & Output (for 2xI/O or 4xI/ O read mode) |
| SCLK | Clock Input |
| WP#/SIO2 | Write protection Active low or Seria Data Input & Output (for 4xI/O read mode) |
| NC/SIO3 | No Connection or Serial Data Input & Output (for 4xI/O read mode) |
| RESET# | Hardware Reset Pin Active low |
| VCC | + 3V Power Supply |
| GND | Ground |
| NC | No Connection |
| DNU | Do Not Use (It may connect to internal signal inside) |

Note: The pin of RESET# or WP#/SIO2 will remain internal pull up function while this pin is not physically connected in system configuration. However, the internal pull up function will be disabled if the system has physical connection to RESET# or WP#/SIO2 pin.



5. BLOCK DIAGRAM





6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC powerup and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data.
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES), and softreset command.
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.



I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0 and T/B) bits to allow part of memory to be protected as read only. The protected area definition is shown as *Table 2* Protected Area Sizes, the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and Status Register Write Protect bit.

- In four I/O and QPI mode, the feature of HPM will be disabled.

Table 2.ProtectedAreaSizes

Protected Area Sizes (T/B bit = 0)

| | Status bit | | | Protect Level | | | |
|-----|------------|-----|-----|---|--|--|--|
| BP3 | BP2 | BP1 | BP0 | 1Gb | | | |
| 0 | 0 | 0 | 0 | 0 (none) | | | |
| 0 | 0 | 0 | 1 | 1 (1 block, protected block 2047th) | | | |
| 0 | 0 | 1 | 0 | 2 (2 blocks, protected block 2046th-2047th) | | | |
| 0 | 0 | 1 | 1 | 3 (4 blocks, protected block 2044th-2047th) | | | |
| 0 | 1 | 0 | 0 | 4 (8 blocks, protected block 2040th-2047th) | | | |
| 0 | 1 | 0 | 1 | 5 (16 blocks, protected block 2032nd-2047th) | | | |
| 0 | 1 | 1 | 0 | 6 (32 blocks, protected block 2016th-2047th) | | | |
| 0 | 1 | 1 | 1 | 7 (64 blocks, protected block 1984th-2047th) | | | |
| 1 | 0 | 0 | 0 | 8 (128 blocks, protected block 1920th-2047th) | | | |
| 1 | 0 | 0 | 1 | 9 (256 blocks, protected block 1792nd-2047th) | | | |
| 1 | 0 | 1 | 0 | 10 (512 blocks, protected block 1536th-2047th) | | | |
| 1 | 0 | 1 | 1 | 11 (1024 blocks, protected block 1024th~2047th) | | | |
| 1 | 1 | 0 | 0 | 12 (2048 blocks, protected all) | | | |
| 1 | 1 | 0 | 1 | 13 (2048 blocks, protected all) | | | |
| 1 | 1 | 1 | 0 | 14 (2048 blocks, protected all) | | | |
| 1 | 1 | 1 | 1 | 15 (2048 blocks, protected all) | | | |

Protected Area Sizes (T/B bit = 1)

| | Status bit | | | Protect Level | | | |
|-----|------------|-----|-----|--|--|--|--|
| BP3 | BP2 | BP1 | BP0 | 1Gb | | | |
| 0 | 0 | 0 | 0 | 0 (none) | | | |
| 0 | 0 | 0 | 1 | 1 (1 block, protected block 0th) | | | |
| 0 | 0 | 1 | 0 | 2 (2 blocks, protected block 0th~1st) | | | |
| 0 | 0 | 1 | 1 | 3 (4 blocks, protected block 0th~3rd) | | | |
| 0 | 1 | 0 | 0 | 4 (8 blocks, protected block 0th~7th) | | | |
| 0 | 1 | 0 | 1 | 5 (16 blocks, protected block 0th~15th) | | | |
| 0 | 1 | 1 | 0 | 6 (32 blocks, protected block 0th~31st) | | | |
| 0 | 1 | 1 | 1 | 7 (64 blocks, protected block 0th~63rd) | | | |
| 1 | 0 | 0 | 0 | 8 (128 blocks, protected block 0th~127th) | | | |
| 1 | 0 | 0 | 1 | 9 (256 blocks, protected block 0th~255th) | | | |
| 1 | 0 | 1 | 0 | 10 (512 blocks, protected block 0th~511th) | | | |
| 1 | 0 | 1 | 1 | 11 (1024 blocks, protected block 0th~1023rd) | | | |
| 1 | 1 | 0 | 0 | 12 (2048 blocks, protected all) | | | |
| 1 | 1 | 0 | 1 | 13 (2048 blocks, protected all) | | | |
| 1 | 1 | 1 | 0 | 14 (2048 blocks, protected all) | | | |



MX66L1G45G

| 1 | 1 | 1 | 1 | 15 (2048 blocks, protected all) |
|---|---|---|---|---------------------------------|





II. Additional 4K-bit secured OTP for unique identifier: to provide 4K-bit one-time program area for setting device unique serial number - Which may be set by factory or system customer.

- Security register bit 0 indicates whether the secured OTP area is locked by factory or not.

- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with Enter Security OTP command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing Exit Security OTP command.

- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to *Table 12. Security Register Definition* for security register bit definition and *Table 3. 4K-bit Secured OTP Definition* for address range definition.

- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit secured OTP mode, array access is not allowed.

Table 3. 4K-bit Secured OTP Definition

| Address range | Size | Standard Factory Lock | Customer Lock | |
|---------------|----------|--------------------------------|------------------------|--|
| xxx000-xxx00F | 128-bit | ESN (electrical serial number) | Dotorminod by customor | |
| xxx010-xxx1FF | 3968-bit | N/A | Determined by customer | |



MX66L1G45G

7. Memory Organization

Table 4. Memory Organization

| | Block(64K-byte) | Block(32K-byte) | Sector | Address | s Range | |
|---------------------------|-----------------|-----------------|--------|----------|----------|--------------------------|
| | | | 32767 | 7FFF000h | 7FFFFFFh | |
| | | 4095 | : | : | : | .▲ |
| | 2047 | | 32760 | 7FF8000h | 7FF8FFFh | individual 16 sectors |
| | 2047 | | 32759 | 7FF7000h | 7FF7FFFh | lock/unlock unit:4K-byte |
| | | 4094 | | : | : | A |
| | | | 32752 | 7FF0000h | 7FF0FFFh | |
| | | | 32751 | 7FEF000h | 7FEFFFFh | |
| | 2046 yte | 4093 | | : | : | |
| 1 | | | 32744 | 7FE8000h | 7FE8FFFh | |
| | | 4092 | 32743 | 7FE7000h | 7FE7FFFh | |
| | | | | | : | |
| individual block | | | 32736 | 7FE0000h | 7FE0FFFh | |
| lock/unlock unit:64K-byte | | 4091 | 32735 | 7FDF000h | 7FDFFFFh | |
| | | | : | : | : | |
| | 2045 | | 32728 | 7FD8000h | 7FD8FFFh | |
| | 2040 | | 32727 | 7FD7000h | 7FD7FFFh | |
| | | 4090 | : | : | : | |
| | | | 32720 | 7FD0000h | 7FD0FFFh | |
| | | | | | | |

individual block lock/unlock unit:64K-byte

| | | | | | - | | |
|--------|----------------------|---|---|----|----------|----------|--------------------------|
| | | | | 47 | 002F000h | 002FFFFh | |
| | | | 5 | | : | | |
| | | 2 | | 40 | 0028000h | 0028FFFh | |
| | | _ | | 39 | 027000h | 0027FFFh | |
| | | | 4 | | : | | |
| | ndividual block | | | 32 | 0020000h | 0020FFFh | |
| IOCK/L | Inlock unit:64K-byte | | 3 | 31 | 001F000h | 001FFFFh | |
| | | 1 | | | : | | |
| | | | | 24 | 0018000h | 0018FFFh | |
| | | | 2 | 23 | 0017000h | 0017FFFh | |
| | | | | : | : | : | |
| _ | | | | 16 | 0010000h | 0010FFFh | |
| | | | | 15 | 000F000h | 000FFFFh | |
| | | | 1 | : | : | : | ¥ |
| | | | | 8 | 0008000h | 0008FFFh | individual 16 sectors |
| | | 0 | | 7 | 0007000h | 0007FFFh | lock/unlock unit:4K-byte |
| | | | 0 | | | | ∧ |
| | | | | 0 | 0000000h | 0000FFFh | |
| | | | | | | | |

www.yxd163.com



8. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this device, this device becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this device should be High-Z.
- 3. When correct command is inputted to this device, this device becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as *Figure 1. Serial Modes Supported*.
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ/READ4B, FAST_READ/FAST_READ4B, 2READ/2READ4B, DREAD/DREAD4B, 4READ/4READ4B, QREAD/QREAD4B, RDSFDP, RES, REMS, QPIID, RDDPB, RDSPB, RDPASS, RDLR, RDEAR, RDFBR, RDSPBLK, RDCR, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE/SE4B, BE32K/BE32K4B, BE/BE4B, CE, PP/PP4B, 4PP/4PP4B, DP, ENSO, EXSO, WRSCUR, EN4B, EX4B, WPSEL, GBLK, GBULK, SPBLK, SUSPEND, RESUME, NOP, RSTEN, RST, EQIO, RSTQIO the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. While a Write Status Register, Program or Erase operation is in progress, access to the memory array is neglected and will not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported

Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



Figure 2. Serial Input Timing





Figure 3. Output Timing





8-1. 256Mb Address Protocol

The original 24 bit address protocol of serial Flash can only access density size below 128Mb. For the memory device of 256Mb and above, the 32bit address is requested for access higher memory size. The MX66L1G45G provides three different methods to access the whole density:

(1) Command entry 4-byte address mode:

Issue Enter 4-Byte mode command to set up the 4BYTE bit in Configuration Register bit. After 4BYTE bit has been set, the number of address cycle become 32-bit.

(2) Extended Address Register (EAR):

configure the memory device into eight 128Mb segments to select which one is active through the EAR<0-2>.

(3) 4-byte Address Command Set:

When issuing 4-byte address command set, 4-byte address (A31-A0) is requested after the instruction code. Please note that it is not necessary to issue EN4B command before issuing any of 4-byte command set.

Enter 4-Byte Address Mode

In 4-byte Address mode, all instructions are 32-bits address clock cycles. By using EN4B and EX4B to enable and disable the 4-byte address mode.

When 4-byte address mode is enabled, the EAR<0-2> becomes "don't care" for all instructions requiring 4-byte address. The EAR function will be disabled when 4-byte mode is enabled.

Extended Address Register

The device provides an 8-bit volatile register for extended Address Register: it identifies the extended address (A31~A24) above 128Mb density by using original 3-byte address.


Extended Address Register (EAR)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| A31 | A30 | A29 | A28 | A27 | A26 | A25 | A24 |

For the MX66L1G45G the A31 to A27 are Don't Care. During EAR, reading these bits will read as 0. The bit 0 is default as "0".



Figure 4. EAR Operation Segments



When under EAR mode, Read, Program, Erase operates in the selected segment by using 3-byte address mode.

For the read operation, the whole array data can be continually read out with one command. Data output starts from the selected 128Mb block, but it can cross the boundary. When the last byte of the segment is reached, the next byte (in a continuous reading) is the first byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase ,block erase , program operation are limited in selected segment and will not cross the boundary.



Figure 5. Write EAR Register (WREAR) Sequence (SPI Mode)




Figure 6. Write EAR Register (WREAR) Sequence (QPI Mode)






Figure 7. Read EAR (RDEAR) Sequence (SPIMode)





Figure 8. Read EAR (RDEAR) Sequence (QPI Mode)






8-2. Quad Peripheral Interface (QPI) Read Mode

QPI protocol enables user to take full advantage of Quad I/O Serial NOR Flash by providing the Quad I/O interface in command cycles, address cycles and as well as data output cycles.

Enable QPI mode

By issuing EQIO command (35h), the QPI mode is enable.

Figure 9. Enable QPI Sequence




Reset QPI (RSTQIO)

To reset the QPI mode, the RSTQIO (F5H) command is required. After the RSTQIO command is issued, the device returns from QPI mode (4 I/O interface in command cycles) to SPI mode (1 I/O interface in command cycles).

Note:

For EQIO and RSTQIO commands, CS# high width has to follow "From Write/Erase/Program to Read Status Register spec" tSHSL (as defined in *"Table 26. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V - 3.6V)"*) for next instruction.

Figure 10. Reset QPI Mode







9. COMMAND DESCRIPTION

Table 5. Command Set

Read/Write Array Commands

| Command (byte) | READ (normal read) | FAST READ (fast read data) | 2READ (2 x I/O read command) | DREAD (1I 2O read) | 4READ (4 I/O read command) | QREAD (1I 4O read) | FASTDTRD (fast DT read) | 2DTRD (Dual I/O DT Read) |
|-------------------|--|--|------------------------------------|-----------------------|---|-----------------------|--|--|
| Mode | SPI | SPI | SPI | SPI | SPI/QPI | SPI | SPI | SPI |
| Address Bytes | 3/4 | 3/4 | 3/4 | 3/4 | 3/4 | 3/4 | 3/4 | 3/4 |
| 1st byte | 03 (hex) | 0B (hex) | BB (hex) | 3B (hex) | EB (hex) | 6B (hex) | 0D (hex) | BD (hex) |
| 2nd byte | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 |
| 3rd byte | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 |
| 4th byte | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 |
| 5th byte | | Dummy* | Dummy* | Dummy* | Dummy* | Dummy* | Dummy* | Dummy* |
| Data Cycles | | | | | | | | |
| Action | n bytes read out until CS# goes high | n bytes read out until CS# goes high | • | out by Dual | n bytes read out by 4 x l/ O until CS# goes high | out by Quad | n bytes read out (Double Transfer Rate) until CS# goes high | n bytes read out (Double Transfer Rate) by 2xl/ O until CS# goes high |

| r | | | | | | | |
|---------------|--|------------------------------------|--|------------------------------------|---------------------------------------|-----------------------------------|------------------------|
| Command | 4DTRD | PP | 4PP | SE | BE 32K | BE | CE |
| (byte) | (Quad I/O DT | | (quad page | (sector | (block erase | (block erase | (chip erase) |
| (5)(5) | Read) | program) | program) | erase) | 32KB) | 64KB) | (omp ordeo) |
| Mode | SPI/QPI | SPI/QPI | SPI | SPI/QPI | SPI/QPI | SPI/QPI | SPI/QPI |
| Address Bytes | 3/4 | 3/4 | 3/4 | 3/4 | 3/4 | 3/4 | 0 |
| 1st byte | ED (hex) | ED (hex) 02 (hex) 38 (hex | | 20 (hex) | 52 (hex) | D8 (hex) | 60 or C7 (hex) |
| 2nd byte | ADD1 | | ADD1 | ADD1 | ADD1 | ADD1 | |
| 3rd byte | ADD2 | | ADD2 | ADD2 | ADD2 | ADD2 | |
| 4th byte | ADD3 | | ADD3 | ADD3 | ADD3 | ADD3 | |
| 5th byte | Dummy* | | | | | | |
| Data Cycles | | 1-256 | 1-256 | | | | |
| Action | n bytes read out (Double Transfer Rate) by 4xl/ O until CS# goes high | to program the selected page | quad input to program the selected page | to erase the selected sector | to erase the selected 32K block | to erase the selected block | to erase whole chip |

* Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.

Notes: Please note the address cycles above are based on 3-byte address mode. After enter 4-byte address mode by EN4B command, the address cycles will be increased to 4byte.



Read/Write Array Commands (4-Byte Address Command Set)

| Command (byte) | READ4B | FAST READ4B | 2READ4B | DREAD4B | 4READ4B | QREAD4B | FRDTRD4B (fast DT read) |
|-------------------|--|--|--|--|--|--|---|
| Mode | SPI | SPI | SPI | SPI | SPI/QPI | SPI | SPI |
| Address Bytes | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| 1st byte | 13 (hex) | 0C (hex) | BC (hex) | 3C (hex) | EC (hex) | 6C (hex) | 0E (hex) |
| 2nd byte | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 |
| 3rd byte | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 |
| 4th byte | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 |
| 5th byte | ADD4 | ADD4 | ADD4 | ADD4 | ADD4 | ADD4 | ADD4 |
| 6th byte | | Dummy* | Dummy* | Dummy* | Dummy* | Dummy* | Dummy* |
| Data Cycles | | | | | | | |
| Action | read data byte by 4 byte address | read data byte by 4 byte address | read data byte by 2 x I/O with 4 byte address | Read data byte by Dual Output with 4 byte address | read data byte by 4 x I/O with 4 byte address | Read data byte by Quad Output with 4 byte address | n bytes read out (Double Transfer Rate) until CS# goes high |
| | | | | | | | 0545 |
| Command (byte) | 2DTRD4B (Dual I/O DT Read) | 4DTRD4B (Quad I/O DT Read) | PP4B | 4PP4B | BE4B (block erase 64KB) | BE32K4B (block erase 32KB) | SE4B (Sector erase 4KB) |
| Mode | SPI | SPI/QPI | SPI/QPI | SPI | SPI/QPI | SPI/QPI | SPI/QPI |
| Address Bytes | 4 | 4 | 4 | 4 | 4 | 4 | 4 |
| 1st byte | BE (hex) | EE (hex) | 12 (hex) | 3E (hex) | DC (hex) | 5C (hex) | 21 (hex) |
| 2nd byte | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 | ADD1 |
| 3rd byte | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 | ADD2 |
| 4th byte | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 | ADD3 |
| 5th byte | ADD4 | ADD4 | ADD4 | ADD4 | ADD4 | ADD4 | ADD4 |
| 6th byte | Dummy* | Dummy* | | | | | |
| Data Cycles | | | 1-256 | 1-256 | | | |
| Action | n bytes read out (Double Transfer Rate) by 2xl/O until CS# goes high | by 4xl/O until | to program the selected page with 4byte address | Quad input to program the selected page with 4byte address | to erase the selected (64KB) block with 4byte address | to erase the selected (32KB) block with 4byte address | to erase the selected (4KB) sector with 4byte address |



Register/Setting Commands

| (egister/detti | ng commanu | 3 | | | | | |
|-------------------|---|---|--|--|---|---|---|
| Command (byte) | WREN (write enable) | WRDI (write disable) | FMEN (factory mode enable) | RDSR (read status register) RDCR (read configuration register) | | WRSR (write status/ configuration register) | RDEAR (read extended address register) |
| Mode | SPI/QPI | SPI/QPI | SPI/QPI | SPI/QPI | SPI/QPI | SPI/QPI | SPI/QPI |
| 1st byte | 06 (hex) | 04 (hex) | 41 (hex) | 05 (hex) | 15 (hex) | 01 (hex) | C8 (hex) |
| 2nd byte | | | | | | Values | |
| 3rd byte | | | | | | Values | |
| 4th byte | | | | | | | |
| 5th byte | | | | | | | |
| Data Cycles | | | | | | 1-2 | |
| Action | sets the (WEL) write enable latch bit | resets the (WEL) write enable latch bit | enable factory mode | to read out the values of the status register | to read out the values of the configuration register | to write new values of the status/ configuration register | read extended address register |
| Command (byte) | WREAR (write extended address register) | WPSEL (Write Protect Selection) | EQIO (Enable QPI) | RSTQIO (Reset QPI) | EN4B (enter 4-byte mode) | EX4B (exit 4-byte mode) | PGM/ERS Suspend (Suspends Program/ Erase) |
| Mode | SPI/QPI | SPI/QPI | SPI | QPI | SPI/QPI | SPI/QPI | SPI/QPI |
| 1st byte | C5 (hex) | 68 (hex) | 35 (hex) | F5 (hex) | B7 (hex) | E9 (hex) | B0 (hex) |
| 2nd byte | | | | | | | |
| 3rd byte | | | | | | | |
| 4th byte | | | | | | | |
| 5th byte | | | | | | | |
| Data Cycles | 1 | | | | | | |
| Action | write extended address register | to enter and enable individal block protect mode | Entering the QPI mode | Exiting the QPI mode | to enter 4-byte mode and set 4BYTE bit as "1" | to exit 4-byte mode and clear 4BYTE bit to be "0" | |
| Command (byte) | PGM/ERS Resume (Resumes Program/ Erase) | DP (Deep power down) | RDP (Release from deep power down) | SBL (Set Burst Length) | RDFBR (read fast boot register) | ` register) | ESFBR (erase fast boot register) |
| Mode | SPI/QPI | SPI/QPI | SPI/QPI | SPI/QPI | SPI | SPI | SPI |
| 1st byte | 30 (hex) | B9 (hex) | AB (hex) | C0 (hex) | 16(hex) | 17(hex) | 18(hex) |
| 2nd byte | | | | | | | |

| 2nd byte | | | | | | |
|-------------|-----------------------------------|---|------------------------|-----|---|--|
| 3rd byte | | | | | | |
| 4th byte | | | | | | |
| 5th byte | | | | | | |
| Data Cycles | | | | 1-4 | 4 | |
| Action | enters deep power down mode | release from deep power down mode | to set Burst length | | | |



MX66L1G45G

ID/Security Commands

| Command (byte) | RDID (read identific- ation) | ID) | eadelectronic (ID) | | S tronic urer & ID) | QPI (QPI Rea | ID | | SFDP | | ENSO ter secured OTP) | EXSO (exit secure OTP) |
|-------------------|---|---|------------------------|-------------------------------|------------------------------|---|----------|---------------------------------|-----------------------------------|---|-------------------------------------|--|
| Mode | SPI | SPI/QPI | | SPI | | QF | 1 | SP | I/QPI | SPI/QPI | | SPI/QPI |
| Address Bytes | 0 | 0 | | 0 | | 0 | | | 3 | | 0 | 0 |
| 1st byte | 9F (hex) | AB (hex) | | 90 (he | ex) | AF (h | ex) | 5A | (hex) | E | 31 (hex) | C1 (hex) |
| 2nd byte | | x | | х | | | | AI | DD1 | | | |
| 3rd byte | | x | | Х | | | | AI | DD2 | | | |
| 4th byte | | | | ADD1 ^{(^} | lote 2) | | | AI | DD3 | | | |
| 5th byte | | | | | | | | Dumm | (8) ^(Note 4) | | | |
| Action | outputs JEDE(ID: 1-byte Manufacturer ID & 2-byte Device ID | 1-byte Devi | ce | output Manufac ID & Dev | turer | ID in (interfa | | | I SFDP ode | 4K- | enter the bit secured TP mode | to exit the 4K-bit secure OTP mode |
| Command (byte) | RDSCUR (read security register) | WRSCUR (write security register) | (ga | GBLK ng block lock) | (gan un | BULK WRLR ng block (write Lock nlock) register) | | RDLR (read Lock register) | | WRPASS (write password register) | (read password register) | |
| Mode | SPI/QPI | SPI/QPI | S | PI/QPI | SP | I/QPI | | SPI | SPI | | SPI | SPI |
| Address Bytes | 0 | 0 | | 0 | | 0 0 | | 0 | 0 | | 0 | 0 |
| 1st byte | 2B (hex) | 2F (hex) | 76 | E (hex) | 98 | 98 (hex) | | (hex) | 2D (he | x) | 28 (hex) | 27 (hex) |
| 2nd byte | | | | | | | | | | | | |
| 3rd byte | | | | | | | | | | | | |
| 4th byte | | | | | | | | | | | | |
| 5th byte | | | | | | | | | | | | |
| Data Cycles | | | | | | | | 2 | 2 | | 1-8 | 1-8 |
| Action | register | to set the ock-down bit as "1" (once lock-down, cannot be updated) | | ole chip e protect | | e chip rotect | | | | | | |
| Command (byte) | PASSULK (password unlock) | WRSPB (SPB bit program) | (all e | SSPB SPB bit rase) | (read) sta | SPB d SPB itus) | SP) ب | PBLK PB lock set) | RDSPBI (SPB loo register re | ck | WRDPB (write DPB register) | register) |
| Mode | SPI | SPI | | SPI | | PI | Ş | SPI | SPI | | SPI | SPI |
| Address Bytes | 0 | 4 | | 0 | | 4 | | 0 | 0 | | 4 | 4 |
| 1st byte | 29 (hex) | E3 (hex) | E4 | (hex) | | (hex) | A6 | (hex) | A7 (he> | <) | E1 (hex) | E0 (hex) |
| 2nd byte | | ADD1 | | | | DD1 | | | | | ADD1 | ADD1 |
| 3rd byte | | ADD2 | | | AD | DD2 | | | | | ADD2 | ADD2 |
| 4th byte | | ADD3 | | | | DD3 | | | | | ADD3 | ADD3 |
| 5th byte | | ADD4 | | | AD | DD4 | | | | | ADD4 | ADD4 |
| Data Cycles | 8 | | | | | 1 | | | 2 | | 1 | 1 |
| Action | | | | | | | | | | | | |



Reset Commands

| Command (byte) | NOP (No Operation) | RSTEN (Reset Enable) | RST (Reset Memory) |
|-------------------|-----------------------|-------------------------|--------------------------|
| Mode | SPI/QPI | SPI/QPI | SPI/QPI |
| 1st byte | 00 (hex) | 66 (hex) | 99 (hex) |
| 2nd byte | | | |
| 3rd byte | | | |
| 4th byte | | | |
| 5th byte | | | |
| Action | | | (Note 3) |

Note 1: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

- Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.
- Note 3: The RSTEN command must be executed before executing the RST command. If any other command is issued inbetween RSTEN and RST, the RST command will be ignored.
- Note 4: The number in parentheses after "ADD" or "Data" stands for how many clock cycles it has. For example, "Data(8)" represents there are 8 clock cycles for the data in. Please note the number after "ADD" are based on 3byte address mode, for 4-byte address mode, which will be increased.



9-1. Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP/ PP4B, 4PP/4PP4B, SE/SE4B, BE32K/BE32K4B, BE/BE4B, CE, and WRSR, which are intended to change the device content WEL bit should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low \rightarrow sending WREN instruction code \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care in SPI mode.







Figure 12. Write Enable (WREN) Sequence (QPIMode)







9-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction is to reset Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low \rightarrow sending WRDI instruction code \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care in SPI mode.

The WEL bit is reset by following situations:

- Power-up
- Reset# pin driven low
- WRDI command completion
- WRSR command completion
- PP/PP4B command completion
- 4PP/4PP4B command completion
- SE/SE4B command completion
- BE32K/BE32K4B command completion
- BE/BE4B command completion
- CE command completion
- PGM/ERS Suspend command completion
- Softreset command completion
- WRSCUR command completion
- WPSEL command completion
- GBLK command completion
- GBULK command completion
- WREAR command completion
- WRLR command completion
- WRPASS command completion
- PASSULK command completion
- SPBLK command completion
- WRSPB command completion
- ESSPB command completion
- WRDPB command completion
- WRFBR command completion
- ESFBR command completion

Figure 13. Write Disable (WRDI) Sequence (SPI Mode)







Figure 14. Write Disable (WRDI) Sequence (QPI Mode)



9-3. Factory Mode Enable (FMEN)

The Factory Mode Enable (FMEN) instruction is for enhance Program and Erase performance for increase factory production throughput. The FMEN instruction need to combine with the instructions which are intended to change the device content, like PP/PP4B, 4PP/4PP4B, SE/SE4B, BE32K/BE32K4B, BE/BE4B, and CE.

The sequence of issuing FMEN instruction is: CS# goes low \rightarrow sending FMEN instruction code \rightarrow CS# goes high. A valid factory mode operation need to included three sequences: WREN instruction \rightarrow FMEN instruction \rightarrow Program or Erase instruction.

Suspend command is not acceptable under factory mode.

The FMEN is reset by following situations

- Power-up
- Reset# pin driven low
- PP/PP4B command completion
- 4PP/4PP4B command completion
- SE/SE4B command completion
- BE32K/BE32K4B command completion
- BE/BE4B command completion
- CE command completion
- Softreset command completion

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't carein SPI mode.

Figure 15. Factory Mode Enable (FMEN) Sequence (SPI Mode)







Figure 16. Factory Mode Enable (FMEN) Sequence (QPI Mode)



9-4. Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID and Device ID are listed as *Table 6* ID Definitions.

The sequence of issuing RDID instruction is: CS# goes low \rightarrow sending RDID instruction code \rightarrow 24-bits ID data out on SO \rightarrow to end RDID operation can drive CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.




Figure 17. Read Identification (RDID) Sequence (SPI mode only)



9-5. Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is completed by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES1, and Chip Select (CS#) must remain High for at least tRES1(max), as specified in *Table 26* AC Characteristics. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode. Reset# pin goes low will release the Flash from deep power down mode.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as *Table* 6 ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.







Figure 18. Read Electronic Signature (RES) Sequence (SPI Mode)


















9-6. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in "Table 6. ID Definitions".

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7~A0). After which the manufacturer ID for Macronix (C2h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS#high.




Figure 22. Read Electronic Manufacturer & Device ID (REMS) Sequence (SPI Mode only)

Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.



9-7. QPI ID Read (QPIID)

User can execute this QPIID Read instruction to identify the Device ID and Manufacturer ID. The sequence of issue QPIID instruction is CS# goes low—sending QPI ID instruction—Data out on SO—CS# goes high. Most significant bit (MSB) first.

After the command cycle, the device will immediately output data on the falling edge of SCLK. The manufacturer ID, memory type, and device ID data byte will be output continuously, until the CS# goes high.

Table 6. ID Definitions

| Command T | уре | MX66L1G45G | | | | | | |
|-----------|-----|-----------------|-------------|----------------|--|--|--|--|
| RDID | OFh | Manufacturer ID | Memory Type | Memory Density | | | | |
| RDID | 9Fh | C2 | 20 | 1B | | | | |
| RES | ADh | Electronic ID | | | | | | |
| RES | ABh | 1A | | | | | | |
| REMS | 90h | Manufacturer ID | Device ID | | | | | |
| REIVIS | | C2 | 1A | | | | | |
| QPIID | AFh | Manufacturer ID | Memory Type | Memory Density | | | | |
| QPIID | | C2 | 20 | 1B | | | | |



9-8. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low \rightarrow sending RDSR instruction code \rightarrow Status Register data out on SO.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.







Figure 24. Read Status Register (RDSR) Sequence (QPI Mode)





9-9. Read Configuration Register (RDCR)

The RDCR instruction is for reading Configuration Register Bits. The Read Configuration Register can be read at any time (even in program/erase/write configuration register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write configuration register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low \rightarrow sending RDCR instruction code \rightarrow Configuration Register data out on SO.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.





Figure 25. Read Configuration Register (RDCR) Sequence (SPI Mode)

Figure 26. Read Configuration Register (RDCR) Sequence (QPI Mode)





For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:




Figure 27. Program/Erase flow with read array data






Figure 28. Program/Erase flow without read array data (read P_FAIL/E_FAIL flag)

www.yxd163.com



Status Register

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit is a volatile bit that is set to "1" by the WREN instruction. WEL needs to be set to "1" before the device can accept program and erase instructions, otherwise the program and erase instructions are ignored. WEL automatically clears to "0" when a program or erase operation completes. To ensure that both WIP and WEL are "0" and the device is ready for the next program or erase operation, it is recommended that WIP be confirmed to be "0" before checking that WEL is also "0". If a program or erase instruction is applied to a protected memory area, the instruction will be ignored and WEL will clear to "0".

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in *Table 2*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase 32KB (BE32K), Block Erase (BE) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default. Which is un-protected.

QE bit. The Quad Enable (QE) bit is a non-volatile bit with a factory default of "0". When QE is "0", Quad mode commands are ignored; pins WP#/SIO2 and NC/SIO3 function as WP# and NC, respectively. When QE is "1", Quad mode is enabled and Quad mode commands are supported along with Single and Dual mode commands. Pins WP#/SIO2 and NC/SIO3 function as SIO2 and SIO3, respectively, and their alternate pin functions are disabled. Enabling Quad mode also disables the HPM feature.

SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only. The SRWD bit defaults to be "0".

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|---|--|---|---|---|---|--|---|
| SRWD (status register write protect) | QE (Quad Enable) | BP3 (level of protected block) | BP2 (level of protected block) | BP1 (level of protected block) | BP0 (level of protected block) | WEL (write enable latch) | WIP (write in progress bit) |
| 1=status register write disabled 0=status register write enabled | 1=Quad Enabled 0=not Quad Enabled | (note 1) | (note 1) | (note 1) | (note 1) | 1=write enable 0=not write enable | 1=write operation 0=not in write operation |
| Non-volatile bit | Non-volatile bit | Non-volatile bit | Non-volatile bit | Non-volatile bit | Non-volatile bit | volatile bit | volatile bit |

Table 7. Status Register

Note 1: Please refer to the Table 2 "Protected Area Size".



Configuration Register

The Configuration Register is able to change the default status of Flash memory. Flash memory will be configured after the CR bit is set.

ODS bit

The output driver strength (ODS2, ODS1, ODS0) bits are volatile bits, which indicate the output driver level (as defined in *Output Driver Strength Table*) of the device. The Output Driver Strength is defaulted as 30 Ohms when delivered from factory. To write the ODS bits requires the Write Status Register (WRSR) instruction to be executed.

TB bit

The Top/Bottom (TB) bit is a non-volatile OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as "0", which means Top area protect. When it is set as "1", the protect area will change to Bottom area of the memory device. Towrite the TB bits requires the Write Status Register (WRSR) instruction to be executed.

PBE bit

The Preamble Bit Enable (PBE) bit is a volatile bit. It is used to enable or disable the preamble bit data pattern output on dummy cycles. The PBE bit is defaulted as "0", which means preamble bit is disabled. When it is set as "1", the preamble bit will be enabled, and inputted into dummy cycles. To write the PBE bits requires the Write Status Register (WRSR) instruction to be executed.

4BYTE Indicator bit

By writing EN4B instruction, the 4BYTE bit may be set as "1" to access the address length of 32-bit for memory area of higher density (large than 128Mb). The default state is "0" as the 24-bit address mode. The 4BYTE bit may be cleared by power-off or writing EX4B instruction to reset the state to be "0".

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|--------------|--------------|---|-----------------------|--|----------------|----------------|----------------|
| DC1 | DC0 | | PBE | TB | ODS 2 | ODS 1 | ODS 0 |
| (Dummy | (Dummy | 4 BYTE | (Preamble bit | (top/bottom | (output driver | (output driver | (output driver |
| cycle 1) | cycle 0) | | Enable) | selected) | strength) | strength) | strength) |
| (note 2) | (note 2) | 0=3-byte address mode 1=4-byte address mode (Default=0) | 0=Disable 1=Enable | 0=Top area protect 1=Bottom area protect (Default=0) | (note 1) | (note 1) | (note 1) |
| volatile bit | volatile bit | volatile bit | volatile bit | OTP | volatile bit | volatile bit | volatile bit |

Table 8. Configuration Register

Note 1: Please refer to *Table 9. Output Driver Strength Table* Note 2: Please refer to *Dummy Cycle and Frequency Table (MHz)*



Table 9. Output Driver Strength Table

| ODS2 | ODS1 | ODS0 | Resistance (Ohm) | Note |
|------|------|------|-------------------|--------------------|
| 0 | 0 | 0 | Reserved | |
| 0 | 0 | 1 | 90 Ohms | |
| 0 | 1 | 0 | 60 Ohms | |
| 0 | 1 | 1 | 45 Ohms | |
| 1 | 0 | 0 | Reserved | Impedance at VCC/2 |
| 1 | 0 | 1 | 20 Ohms | |
| 1 | 1 | 0 | 15 Ohms |] |
| 1 | 1 | 1 | 30 Ohms (Default) |] |

Dummy Cycle and Frequency Table (MHz)

| DC[1:0] | Numbers of Dummy clock cycles | Fast Read | Dual Output Fast Read | Quad Output Fast Read | Fast DTR Read |
|--------------|-------------------------------------|-----------|--------------------------|--------------------------|------------------|
| 00 (default) | 8 | 133 | 133 | 133 | 66 |
| 01 | 6 | 133 | 133 | 104 | 66 |
| 10 | 8 | 133 | 133 | 133 | 66 |
| 11 | 10 | 166 | 166 | 166 | 83 |

| DC[1:0] | Numbers of Dummy clock cycles | Dual IO Fast Read | Dual I/O DTR Read | |
|--------------|-------------------------------------|----------------------|----------------------|--|
| 00 (default) | 4 | 84 | 52 | |
| 01 | 6 | 104 | 66 | |
| 10 | 8 | 133 | 66 | |
| 11 | 10 | 166 | 83 | |

| DC[1:0] | Numbers of Dummy clock cycles | Quad IO Fast Read | Quad I/O DTR Read | |
|--------------|-------------------------------------|----------------------|----------------------|--|
| 00 (default) | 6 | 84 | 52 | |
| 01 | 4 | 70 | 42 | |
| 10 | 8 | 104 | 66 | |
| 11 | 10 | 133 | 83 | |



9-10. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits and Configuration Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in *Table 2*). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/ SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low \rightarrow sending WRSR instruction code \rightarrow Status Register data on SI \rightarrow CS# goes high.

The CS# must go high exactly at the 8 bits or 16 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.





Figure 29. Write Status Register (WRSR) Sequence (SPI Mode)

Note : The CS# must go high exactly at 8 bits or 16 bits data boundary to completed the write register command.

Figure 30. Write Status Register (WRSR) Sequence (QPI Mode)





Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0 and T/B bit, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0 and T/B bit, is at software protected mode (SPM)

Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.

Hardware Protected Mode (HPM):

When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware
protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2,
BP1, BP0 and T/B bit and hardware protected mode by the WP#/SIO2 to against data modification.

Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0 and T/B bit.

If the system enter QPI or set QE=1, the feature of HPM will be disabled.

Table 10. Protection Modes


| Mode | Status register condition | WP# and SRWD bit status | Memory |
|---|--|--|--|
| Software protection mode (SPM) | Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed | WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1 | The protected area cannot be program or erase. |
| Hardware protection mode (HPM) The SRWD, BP0-BP3 of status register bits cannot be changed | | WP#=0, SRWD bit=1 | The protected area cannot be program or erase. |

Note:


1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in *Table 2*.



Figure 31. WRSR flow









Note: WP# must be kept high until the embedded operation finish.



9-11. Enter 4-byte mode (EN4B)

The EN4B instruction enables accessing the address length of 32-bit for the memory area of higher density (larger than 128Mb). The device default is in 24-bit address mode; after sending out the EN4B instruction, the bit5 (4BYTE bit) of Configuration Register will be automatically set to "1" to indicate the 4-byte address mode has been enabled. Once the 4-byte address mode is enabled, the address length becomes 32-bit instead of the default 24-bit. There are three methods to exit the 4-byte mode: writing exit 4-byte mode (EX4B) instruction, Reset or power-off.

All instructions are accepted normally, and just the address bit is changed from 24-bit to 32-bit.

The following commands don't support 4-byte address: RDSFDP, RES and REMS.

The sequence of issuing EN4B instruction is: CS# goes low \rightarrow sending EN4B instruction to enter 4-byte mode(automatically set 4BYTE bit as "1") \rightarrow CS# goes high.

9-12. Exit 4-byte mode (EX4B)

The EX4B instruction is executed to exit the 4-byte address mode and return to the default 3-bytes address mode. After sending out the EX4B instruction, the bit5 (4BYTE bit) of Configuration Register will be cleared to be "0" to indicate the exit of the 4-byte address mode. Once exiting the 4-byte address mode, the address length will return to 24-bit.

The sequence of issuing EX4B instruction is: CS# goes low \rightarrow sending EX4B instruction to exit 4-byte mode (automatically clear the 4BYTE bit to be "0") \rightarrow CS# goes high.



9-13. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to the "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing READ instruction is: CS# goes low \rightarrow sending READ instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow data out on SO \rightarrow to end READ operation can use CS# to high at any time during data out.




Figure 33. Read Data Bytes (READ) Sequence (SPI Mode only)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-14. Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

Read on SPI Mode The sequence of issuing FAST_READ instruction is: CS# goes low \rightarrow sending FAST_READ instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow 8 dummy cycles (default) \rightarrow data out on SO \rightarrow to end FAST_READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 34. Read at Higher Speed (FAST_READ) Sequence (SPI Mode)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-15. Dual Output Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing DREAD instruction is: CS# goes low \rightarrow sending DREAD instruction \rightarrow 3-byte or 4-byte address on SIO0 \rightarrow 8 dummy cycles (default) on SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end DREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 35. Dual Read Mode Sequence

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-16. 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing 2READ instruction is: CS# goes low \rightarrow sending 2READ instruction \rightarrow 3-byte or 4-byte address interleave on SIO1 & SIO0 \rightarrow 4 dummy cycles (default) on SIO1 & SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end 2READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 36. 2 x I/O Read Mode Sequence (SPI Mode only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-17. Quad Read Mode (QREAD)

The QREAD instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the QREAD instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single QREAD instruction. The address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing QREAD instruction is: CS# goes low \rightarrow sending QREAD instruction \rightarrow 3-byte or 4-byte address on SI \rightarrow 8 dummy cycle (Default) \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end QREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 37. Quad Read Mode Sequence

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-18. 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.


4 x I/O Read on SPI Mode (4READ) The sequence of issuing 4READ instruction is: CS# goes low \rightarrow sending 4READ instruction \rightarrow 3-byte or 4-byte address interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow 6 dummy cycles (Default) \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end 4READ operation can use CS# to high at any time during data out.

4 x I/O Read on QPI Mode (4READ) The 4READ instruction also support on QPI command mode. The sequence of issuing 4READ instruction QPI mode is: CS# goes low \rightarrow sending 4READ instruction \rightarrow 3-byte or 4-byte address interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow 6 dummy cycles (Default) \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end 4READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 38. 4 x I/O Read Mode Sequence (SPI Mode)



- 1. Hi-impedance is inhibited for the two clock cycles.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) is inhibited.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.





- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-19. Fast Double Transfer Rate Read (FASTDTRD)

The FASTDTRD instruction is for doubling reading data out, signals are triggered on both rising and falling edge of clock. The address is latched on both rising and falling edge of SCLK, and data of each bit shifts out on both rising and falling edge of SCLK. The 2-bit address can be latched-in at one clock, and 2-bit data can be read out at one clock, which means one bit at rising edge of clock, the other bit at falling edge of clock. The first address byte can be at any location.

The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FASTDTRD instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FASTDTRD instruction is: CS# goes low \rightarrow sending FASTDTRD instruction code (1bit per clock) \rightarrow 3-byte address on SI (2-bit per clock) \rightarrow 6-dummy clocks (default) on SI \rightarrow data out on SO (2-bit per clock) \rightarrow to end FASTDTRD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FASTDTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 40. Fast DT Read (FASTDTRD) Sequence (SPI Only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-20. 2 x I/O Double Transfer Rate Read Mode (2DTRD)

The 2DTRD instruction enables Double Transfer Rate throughput on dual I/O of Serial Flash in read mode. The address (interleave on dual I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on dual I/O pins) shift out on both rising and falling edge of SCLK. The 4-bit address can be latched-in at one clock, and 4-bit data can be read out at one clock, which means two bits at rising edge of clock, the other two bits at falling edge of clock. The first address byte can be at any location.

The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2DTRD instruction, the following address/dummy/ data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 2DTRD instruction is: CS# goes low \rightarrow sending 2DTRD instruction (1-bit per clock) \rightarrow 24-bit address interleave on SIO1 & SIO0 (4-bit per clock) \rightarrow 6-bit dummy clocks (Default) on SIO1 & SIO0 \rightarrow data out interleave on SIO1 & SIO0 (4-bit per clock) \rightarrow to end 2DTRD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 41. Fast Dual I/O DT Read (2DTRD) Sequence (SPI Only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-21. 4 x I/O Double Transfer Rate Read Mode (4DTRD)

The 4DTRD instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4DTRD instruction. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4DTRD instruction, the following address/ dummy/data out will perform as 8-bit instead of previous 1-bit.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

While Program/Erase/Write Status Register cycle is in progress, 4DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.






Figure 42. Fast Quad I/O DT Read (4DTRD) Sequence (SPI Mode)

Notes:

- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.




Figure 43. Fast Quad I/O DT Read (4DTRD) Sequence (QPI Mode)

Notes:

www.yxd163.com

- 1. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.

-12



9-22. Preamble Bit

The Preamble Bit data pattern supports system/memory controller to determine valid window of data output more easily and improve data capture reliability while the flash memory is running in high frequency.

Preamble Bit data pattern can be enabled or disabled by setting the bit4 of Configuration register (Preamble bit Enable bit). Once the CR<4> is set, the preamble bit is inputted into dummy cycles.

Enabling preamble bit will not affect the function of enhance mode bit. In Dummy cycles, performance enhance mode bit still operates with the same function. Preamble bit will output after performance enhance mode bit.

The preamble bit is a fixed 8-bit data pattern (00110100). While dummy cycle number reaches 10, the complete 8 bits will start to output right after the performance enhance mode bit. While dummy cycle is not sufficient of 10 cycles, the rest of the preamble bits will be cut. For example, 8 dummy cycles will cause 6 preamble bits to output, and 6 dummy cycles will cause 4 preamble bits to output.





Figure 44. SDR 1I/O (10DC)





www.yxd163.com



Figure 46. SDR 2I/O (10DC)




Figure 47. SDR 2I/O (8DC)






Figure 48. SDR 4I/O (10DC)




Figure 49. SDR 4I/O (8DC)






Figure 50. DTR1IO (8DC)




Figure 51. DTR2IO (6DC)






Figure 52. DTR2IO (8DC)





Figure 53. DTR4IO (6DC)





9-23. 4-Byte Address Command Set

The operation of 4-byte address command set was very similar to original 3-byte address command set. The only different is all the 4-byte command set request 4-byte address (A31-A0) followed by instruction code. The command set support 4-byte address including: READ4B, FAST_READ4B, DREAD4B, 2READ4B, QREAD4B, 4READ4B, FRDTRD4B, 2DTRD4B, 4DTRD4B, PP4B, 4PP4B, SE4B, BE32K4B, BE4B. Please note that it is not necessary to issue EN4B command before issuing any of 4-byte command set.






Figure 54. Read Data Bytes using 4-Byte Address Sequence (READ4B)


Figure 55. Read Data Bytes at Higher Speed using 4-Byte Address Sequence (FASTREAD4B)




Note:








1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.






Note:



Figure 58. Fast DT Read (FRDTRD4B) Sequence (SPI Only)



Note:

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.




Figure 59. Fast Dual I/O DT Read (2DTRD4B) Sequence (SPI Only)

Note:






Figure 60. Fast Quad I/O DT Read (4DTRD4B) Sequence (SPI Mode)

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.




Figure 61. Fast Quad I/O DT Read (4DTRD4B) Sequence (QPI Mode)

Note:



Figure 62. Sector Erase (SE4B) Sequence (SPI Mode)




Figure 63. Block Erase 32KB (BE32K4B) Sequence (SPI Mode)





Figure 64. Block Erase (BE4B) Sequence (SPI Mode)











Figure 66. 4 x I/O Page Program (4PP4B) Sequence (SPI Mode only)





9-24. Performance Enhance Mode

The device could waive the command cycle bits if the two cycle bits after address cycle toggles.

Performance enhance mode is supported in both SPI and QPI mode.

In QPI mode, "EBh" "ECh" "EDh" "EEh" and SPI "EBh" "ECh" "EDh" "EEh" commands support enhance mode. The performance enhance mode is not supported in dual I/O mode.


To enter performance-enhancing mode, P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and skip the next 4READ instruction. To leave enhance mode, P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh, 00h, AAh or 55h along with CS# is afterwards raised and then lowered. Issuing "FFh" data cycle can also exit enhance mode. The system then will leave performance enhance mode and return to normal operation.

To conduct the Performance Enhance Mode Reset operation in SPI mode, FFh data cycle(8 clocks in 3-byte address mode)/3FFh data cycle(10 clocks in 4-byte address mode), should be issued in 1I/O sequence. In QPI Mode, FFFFFFFh data cycle(8 clocks in 3-byte address mode)/FFFFFFFFh data cycle (10 clocks in 4-byte address mode), in 4I/O should be issued. If the system controller is being Reset during operation, the flash device will return to the standard SPI operation.

After entering enhance mode, following CS# go high, the device will stay in the read mode and treat CS# go low of the first clock as address instead of command cycle.

This sequence of issuing 4READ instruction is very useful in random access: CS# goes low->send 4READ instruction->3-bytes or 4-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 ->performance enhance toggling bit P[7:0]-> 4 dummy cycles (Default) ->data out until CS# goes high -> CS# goes low (The following 4READ instruction is not allowed, hence 8 cycles of 4READ can be saved comparing to normal 4READ mode) -> 3-bytes or 4-bytes random access address.







- 1. If not using performance enhance recommend to keep 1 or 0 in performance enhance indicator. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 3. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.








Figure 68. 4 x I/O Read Performance Enhance Mode Sequence (QPI Mode)

- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.







- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.






Figure 70. 4 x I/O DT Read Performance Enhance Mode Sequence (QPI Mode)

Notes:

- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.



9-25. Burst Read

The Burst Read feature allows applications to fill a cache line with a fixed length of data without using multiple read commands. Burst Read is disabled by default at power-up or reset. Burst Read is enabled by setting the Burst Length. When the Burst Length is set, reads will wrap on the selected boundary (8/16/32/64-bytes) containing the initial target address. For example if an 8-byte Wrap Depth is selected, reads will wrap on the 8-byte-page-aligned boundary containing the initial read address.

To set the Burst Length, drive CS# low \rightarrow send SET BURST LENGTH instruction code \rightarrow send WRAP CODE \rightarrow drive CS# high. Refer to the table below for valid 8-bit Wrap Codes and their corresponding Wrap Depth.

| Data | Wrap Around | Wrap Depth |
|------|-------------|------------|
| 00h | Yes | 8-byte |
| 01h | Yes 16-byte | |
| 02h | Yes | 32-byte |
| 03h | Yes | 64-byte |
| 1xh | No | Х |

Once Burst Read is enabled, it will remain enabled until the device is power-cycled or reset. The SPI and QPI mode 4READ and 4READ4B read commands support the wrap around feature after Burst Read is enabled. To change the wrap depth, resend the Burst Read instruction with the appropriate Wrap Code. To disable Burst Read, send the Burst Read instruction with Wrap Code 1xh. QPI "EBh" "ECh" and SPI "EBh" "ECh" support wrap around feature after wrap around is enabled. Both SPI (8 clocks) and QPI (2 clocks) command cycle can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

Figure 71. Burst Read (SPIMode)





Figure 72. Burst Read (QPI Mode)



LSB=Least Significant Bit





9-26. Fast Boot

The Fast Boot Feature provides the ability to automatically execute read operation after power on cycle or reset without any read instruction.

A Fast Boot Register is provided on this device. It can enable the Fast Boot function and also define the number of delay cycles and start address (where boot code being transferred). Instruction WRFBR (write fast boot register) and ESFBR (erase fast boot register) can be used for the status configuration or alternation of the Fast Boot Register bit. RDFBR (read fast boot register) can be used to verify the program state of the Fast Boot Register. The default number of delay cycles is 13 cycles, and there is a 16bytes boundary address for the start of boot code access.

When CS# starts to go low, data begins to output from default address after the delay cycles (default as 13 cycles). After CS# returns to go high, the device will go back to standard SPI mode and user can start to input command. In the fast boot data out process from CS# goes low to CS# goes high, a minimum of one byte must be output.

Once Fast Boot feature has been enabled, the device will automatically start a read operation after power on cycle, reset command, or hardware reset operation.

The fast Boot feature can support Single I/O and Quad I/O interface. If the QE bit of Status Register is "0", the data is output by Single I/O interface. If the QE bit of Status Register is set to "1", the data is output by Quad I/O interface.

| Bits | Description | Bit Status | Default State | Туре |
|---------|--------------------------------------|--|---------------|------------------|
| 31 to 4 | FBSA (FastBoot Start Address) | 16 bytes boundary address for the start of boot code access. | FFFFFF | Non- Volatile |
| 3 | х | | 1 | Non- Volatile |
| 2 to 1 | FBSD (FastBoot Start Delay Cycle) | 00: 7 delay cycles 01: 9 delay cycles 10: 11 delay cycles 11: 13 delay cycles | 11 | Non- Volatile |
| 0 | FBE (FastBoot Enable) | 0=FastBoot is enabled. 1=FastBoot is not enabled. | 1 | Non- Volatile |

Table 11. Fast Boot Register (FBR)

Note: If FBSD = 11, the maximum clock frequency is 133 MHz


If FBSD = 10, the maximum clock frequency is 104 MHz

If FBSD = 01, the maximum clock frequency is 84 MHz

If FBSD = 00, the maximum clock frequency is 70 MHz




Figure 73. Fast Boot Sequence (QE=0)



If FBSD = 10, delay cycles is 11 and n is 10. If FBSD = 01, delay cycles is 9 and n is 8. If FBSD = 00, delay cycles is 7 and n is 6.

Figure 74. Fast Boot Sequence (QE=1)



Note: If FBSD = 11, delay cycles is 13 and n is 12.


If FBSD = 10, delay cycles is 11 and n is 10.

If FBSD = 01, delay cycles is 9 and n is 8.


If FBSD = 00, delay cycles is 7 and n is6.




Figure 75. Read Fast Boot Register (RDFBR) Sequence













9-27. Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (Please refer to *Table 4. Memory Organization*) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4byte address read mode or to define EAR bit. Address bits [Am-A12] (Am is the most significant address) select the sector address.

To enter the 4-byte address mode, please refer to 9-11. Enter 4-byte mode (EN4B) section.

The sequence of issuing SE instruction is: CS# goes low \rightarrow sending SE instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Sector Erase (SE) instruction will not be executed on the block.





Figure 78. Sector Erase (SE) Sequence (SPI Mode)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 79. Sector Erase (SE) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will beincreased.



9-28. Block Erase (BE32K)

The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (Please refer to *Table 4. Memory Organization*) is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


Address bits [Am-A15] (Am is the most significant address) select the 32KB block address. The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to 9-11. Enter 4-byte mode (EN4B) section.

The sequence of issuing BE32K instruction is: CS# goes low \rightarrow sending BE32K instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.


The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while during the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Block Erase (BE32K) instruction will not be executed on the block.

Figure 80. Block Erase 32KB (BE32K) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 81. Block Erase 32KB (BE32K) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-29. Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to *Table 4. Memory Organization*) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to 9-11. Enter 4-byte mode (EN4B) section.

The sequence of issuing BE instruction is: CS# goes low \rightarrow sending BE instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.


The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Block Erase (BE) instruction will not be executed on the block.





Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 83. Block Erase (BE) Sequence (QPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

www.yxd163.com



9-30. Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low \rightarrow sending CE instruction code \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Chip Erase cycle is in progress. The WIP sets during the tCE timing, and clears when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared.

When the chip is under "Block protect (BP) Mode" (WPSEL=0). The Chip Erase (CE) instruction will not be executed, if one (or more) sector is protected by BP3-BP0 bits. It will be only executed when BP3-BP0 all set to "0".

When the chip is under "Advances Sector Protect Mode" (WPSEL=1). The Chip Erase (CE) instruction will be executed on unprotected block. The protected Block will be skipped. If one (or more) 4K byte sector was protected in top or bottom 64K byte block, the protected block will also skip the chip erase command.

Figure 84. Chip Erase (CE) Sequence (SPIMode)





Figure 85. Chip Erase (CE) Sequence (QPIMode)





9-31. Page Program (PP)

The Page Program (PP) instruction is for programming memory bits to "0". One to 256 bytes can be sent to the device to be programmed. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). If more than 256 data bytes are sent to the device, only the last 256 data bytes will be accepted and the previous data bytes will be disregarded. The Page Program instruction requires that all the data bytes fall within the same 256-byte page. The low order address byte A[7:0] specifies the starting address within the selected page. Bytes that will cross a page boundary will wrap to the beginning of the selected page. The device can accept (256 minus A[7:0]) data bytes without wrapping. If 256 data bytes are going to be programmed, A[7:0] should be set to 0.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing PP instruction is: CS# goes low \rightarrow sending PP instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow at least 1-byte on data on SI \rightarrow CS# goes high.


The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary(the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Page Program cycle is in progress. The WIP sets during the tPP timing, and clears when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the page is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Page Program (PP) instruction will not be executed.


Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.




Figure 86. Page Program (PP) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.





Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-32. 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programmer performance and the effectiveness of application. The other function descriptions are as same as standard page program.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to "*Enter 4-Byte Address Mode*" section.

The sequence of issuing 4PP instruction is: CS# goes low \rightarrow sending 4PP instruction code \rightarrow 3-byte or 4-byte address on SIO[3:0] \rightarrow at least 1-byte on data on SIO[3:0] \rightarrow CS# goes high.

If the page is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Quad Page Program (4PP) instruction will not be executed.




Figure 88. 4 x I/O Page Program (4PP) Sequence (SPI Mode only)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-33. Deep Power-down (DP)

The Deep Power-down (DP) instruction places the device into a minimum power consumption state, Deep Powerdown mode, in which the quiescent current is reduced from ISB1 to ISB2.

The sequence of issuing DP instruction: CS# goes low \rightarrow send DP instruction code \rightarrow CS# goes high. The CS# must go high at the byte boundary (after exactly eighth bits of the instruction code have been latched-in); otherwise the instruction will not be executed. Both SPI (8 clocks) and QPI (2 clocks) command cycle can be accepted by this instruction. SIO[3:1] are "don't care".

After CS# goes high there is a delay of tDP before the device transitions from Stand-by mode to Deep Power-down mode and before the current reduces from ISB1 to ISB2. Once in Deep Power-down mode, all instructions will be ignored except Release from Deep Power-down (RDP).

The device exits Deep Power-down mode and returns to Stand-by mode if it receives a Release from Deep Powerdown (RDP) instruction, power-cycle, or reset. Please refer to *"Figure 20. Release from Deep Power-down (RDP) Sequence (SPI Mode)"* and *"Figure 21. Release from Deep Power-down (RDP) Sequence (QPI Mode)"*.

Figure 89. Deep Power-down (DP) Sequence (SPI Mode)





Figure 90. Deep Power-down (DP) Sequence (QPI Mode)





9-34. Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 4K-bit secured OTP mode. While device is in 4K-bit secured OTP mode, main array access is not available. The additional 4K-bit secured OTP is independent from main array and may be used to store unique serial number for system identifier. After entering the Secured OTP mode, follow standard read or program procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low \rightarrow sending ENSO instruction to enter Secured OTP mode \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

Please note that after issuing ENSO command user can only access secure OTP region with standard read or program procedure. Furthermore, once security OTP is lock down, only read related commands are valid.

9-35. Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 4K-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low \rightarrow sending EXSO instruction to exit Secured OTP mode \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

9-36. Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is : CS# goes low \rightarrow sending RDSCUR instruction \rightarrow Security Register data out on SO \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

9-37. Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. The WREN (Write Enable) instruction is required before issuing WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low \rightarrow sending WRSCUR instruction \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed. www.vxd163.com



Security Register

The definition of the Security Register bits is as below:

Write Protection Selection bit. Please reference to "9-38. Write Protection Selection (WPSEL)".

Erase Fail bit. The Erase Fail bit shows the status of last Erase operation. The bit will be set to "1" if the erase operation failed or the erase region was protected. It will be automatically cleared to "0" if the next erase operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

Program Fail bit. The Program Fail bit shows the status of the last Program operation. The bit will be set to "1" if the program operation failed or the program region was protected. It will be automatically cleared to "0" if the next program operation succeeds. Please note that it will not interrupt or stop any operation in the flash memory.

Erase Suspend bit. Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

Program Suspend bit. Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.

Secured OTP Indicator bit. The Secured OTP indicator bit shows the secured OTP area is locked by factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP area cannot be updated any more. While device is in 4K-bit secured OTP mode, main array access is not available.

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|---|---|--|--------------|--|--|--|--|
| WPSEL | E_FAIL | P_FAIL | Reserved | ESB (Erase Suspend bit) | PSB (Program Suspend bit) | LDSO (indicate if lock-down) | Secured OTP indicator bit |
| 0=Block Protection (BP) mode 1=Advanced Sector Protection mode (default=0) | 0=normal Erase succeed 1=indicate Erase failed (default=0) | 0=normal Program succeed 1=indicate Program failed (default=0) | - | 0=Erase is not suspended 1= Erase suspended (default=0) | 0=Program is not suspended 1= Program suspended (default=0) | 0 = not lock- down 1 = lock-down (cannot program/ erase OTP) | 0 = non- factory lock 1 = factory lock |
| Non-volatile bit (OTP) | Volatile bit | Volatile bit | Volatile bit | Volatile bit | Volatile bit | Non-volatile bit (OTP) | Non-volatile bit (OTP) |

Table 12. Security Register Definition



9-38. Write Protection Selection (WPSEL)

There are two write protection methods provided on this device, (1) Block Protection (BP) mode or (2) Advanced Sector Protection mode. The protection modes are mutually exclusive. The WPSEL bit selects which protection mode is enabled. If WPSEL=0 (factory default), BP mode is enabled and Advanced Sector Protection mode is disabled. If WPSEL=1, Advanced Sector Protection mode is enabled and BP mode is disabled. The WPSEL command is used to set WPSEL=1. A WREN command must be executed to set the WEL bit before sending the WPSEL command. Please note that the WPSEL bit is an OTP bit. Once WPSEL is set to "1", it cannot be programmed back to "0".

<u>When WPSEL = 0: Block Protection (BP) mode</u>, The memory array is write protected by the BP3~BP0 bits.

When WPSEL =1: Advanced Sector Protection mode,

Blocks are individually protected by their own SPB or DPB. On power-up, all blocks are write protected by the Dynamic Protection Bits (DPB) by default. The Advanced Sector Protection instructions WRLR, RDLR, WRPASS, RDPASS, PASSULK, WRSPB, ESSPB, SPBLK, RDSPBLK, WRDPB, RDDPB, GBLK, and GBULK are activated. The BP3~BP0 bits of the Status Register are disabled and have no effect. Hardware protection is performed by driving WP#=0. Once WP#=0 all blocks and sectors are write protected regardless of the state of each SPB or DPB.

The sequence of issuing WPSEL instruction is: CS# goes low \rightarrow send WPSEL instruction to enable the Advanced Sector Protect mode \rightarrow CS# goes high.

Write Protection Selection







Figure 91. WPSEL Flow






9-39. Advanced Sector Protection

Advanced Sector Protection can protect individual 4KB sectors in the bottom and top 64KB of memory and protect individual 64KB blocks in the rest of memory.

There is one non-volatile Solid Protection Bit (SPB) and one volatile Dynamic Protection Bit (DPB) assigned to each 4KB sector at the bottom and top 64KB of memory and to each 64KB block in the rest of memory. A sector or block is write-protected from programming or erasing when its associated SPB or DPB is set to "1". The Unprotect Solid Protect Bit (USPB) can temporarily override and disable the write-protection provided by the SPB bits.

There are two mutually exclusive implementations of Advanced Sector Protection: Solid Protection mode (factory default) and Password Protection mode. Solid Protection mode permits the SPB bits to be modified after power-on or a reset. The Password Protection mode requires a valid password before allowing the SPB bits to be modified. The figure below is an overview of Advanced Sector Protection.

Figure 92. Advanced Sector Protection Overview



www.yxd163.com



9-39-1. Lock Register

The Lock Register is a 16-bit one-time programmable register. Lock Register bits [2:1] select between Solid Protection mode and Password Protection mode. When both bits are "1" (factory default), Solid Protection mode is enabled by default. The Lock Register is programmed using the WRLR (Write Lock Register) command. Programming Lock Register bit 1 to "0" permanently selects Solid Protection mode and permanently disables Password Protection mode. Conversely, programming bit 2 to "0" permanently selects Password Protection mode and permanently disables Solid Protection mode. Bits 1 and 2 cannot be programmed to "0" at the same time otherwise the device will abort the operation. A WREN command must be executed to set the WEL bit before sending the WRLR command.

A password must be set prior to selecting Password Protection mode. The password can be set by issuing the WRPASS command.

Table 13. Lock Register

| Bit 15-3 | Bit 2 | Bit 1 | Bit0 |
|----------|---|--|----------|
| Reserved | Password Protection Mode Lock Bit | Solid Protection Mode Lock Bit | Reserved |
| x | 0=Password Protection Mode Enable 1= Password Protection Mode not enable (Default =1) | 0=Solid Protection Mode Enable 1= Solid Protection Mode not enable (Default =1) | x |
| OTP | OTP | OTP | OTP |

Note: Once bit 2 or bit 1 has been programmed to "0", the other bit can't be changed any more. Attempts to clear more than one bit in the Lock Register will set the Security Register P_FAIL flag to "1".






Figure 94. Write Lock Register (WRLR) Sequence (SPI Mode)



9-39-2. SPB Lock Bit (SPBLK)

The SPB Lock Bit (SPBLK) is a volatile bit located in bit 0 of the SPB Lock Register. The SPBLK bit controls whether the SPB bits can be modified or not. If SPBLK=1, the SPB bits are unprotected and can be modified. If SPBLK=0, the SPB bits are protected ("locked") and cannot be modified. The power-on and reset status of the SPBLK bit is determined by Lock Register bits [2:1]. Refer to *Table 14. SPB Lock Register* for SPBLK bit default power-on status. The RDSPBLK command can be used to read the SPB Lock Register to determine the state of the SPBLK bit.


In Solid Protection mode, the SPBLK bit defaults to "1" after power-on or reset. When SPBLK=1, the SPB bits are unprotected ("unlocked") and can be modified. The SPB Lock Bit Set command can be used to write the SPBLK bit to "0" and protect the SPB bits. A WREN command must be executed to set the WEL bit before sending the SPB Lock Bit Set command. Once the SPBLK has been written to "0", there is no command to set the bit back to "1". A power-on cycle or hardware reset is required to set the SPB lock bit back to "1".

In Password Protection mode, the SPBLK bit defaults to "0" after power-on or reset. A valid password must be provided to set the SPBLK bit to "1" to allow the SPBs to be modified. After the SPBs have been set to the desired status, use the SPB Lock Bit Set command to clear the SPBLK bit back to "0" in order to prevent further modification.


Table 14. SPB Lock Register

| | | - | | | |
|---|-----|----------------------|---|---|----------|
| ſ | Bit | Description | Bit Status | Default | Туре |
| | 7-1 | Reserved | served X 0000000 | | Volatile |
| | 0 | SPBLK (SPB Lock Bit) | 0 = SPBs protected 1= SPBs unprotected | Solid Protection Mode: 1 Password Protection Mode: 0 | Volatile |

Figure 95. SPB Lock Bit Set (SPBLK) Sequence







www.yxd163.com



9-39-3. Solid Protection Bits

The Solid Protection Bits (SPBs) are nonvolatile bits for enabling or disabling write-protection to sectors and blocks. The SPB bits have the same endurance as the Flash memory. An SPB is assigned to each 4KB sector in the bottom and top 64KB of memory and to each 64KB block in the remaining memory. The factory default state of the SPB bits is "0", which has the sector/block write-protection disabled.

When an SPB is set to "1", the associated sector or block is write-protected. Program and erase operations on the sector or block will be inhibited. SPBs can be individually set to "1" by the WRSPB command. However, the SPBs cannot be individually cleared to "0". Issuing the ESSPB command clears all SPBs to "0". A WREN command must be executed to set the WEL bit before sending the WRSPB or ESSPB command.

The SPBLK bit must be "1" before any SPB can be modified. In Solid Protection mode the SPBLK bit defaults to "1" after power-on or reset. Under Password Protection mode, the SPBLK bit defaults to "0" after power-on or reset, and a PASSULK command with a correct password is required to set the SPBLK bit to "1".

The SPB Lock Bit Set command clears the SPBLK bit to "0", locking the SPB bits from further modification.

The RDSPB command reads the status of the SPB of a sector or block. The RDSPB command returns 00h if the SPB is "0", indicating write-protection is disabled. The RDSPB command returns FFh if the SPB is "1", indicating write-protection is enabled.

In Solid Protection mode, the Unprotect Solid Protect Bit (USPB) can temporarily mask the SPB bits and disable the write-protection provided by the SPB bits.

Note: If SPBLK=0, commands to set or clear the SPB bits will be ignored.

Table 15. SPB Register

| Bit | Description | Bit Status | Default | Туре |
|--------|----------------------------|--|---------|--------------|
| 7 to 0 | SPB (Solid Protection Bit) | 00h = Unprotect Sector / Block FFh = Protect Sector / Block | 00h | Non-volatile |



Figure 97. Read SPB Status (RDSPB) Sequence




Figure 98. SPB Erase (ESSPB) Sequence





Figure 99. SPB Program (WRSPB) Sequence





9-39-4. Dynamic Protection Bits

The Dynamic Protection Bits (DPBs) are volatile bits for quickly and easily enabling or disabling write-protection to sectors and blocks. A DPB is assigned to each 4KB sector in the bottom and top 64KB of memory and to each 64KB block in the rest of the memory. The DBPs can enable write-protection on a sector or block regardless of the state of the corresponding SPB. However, the DPB bits can only unprotect sectors or blocks whose SPB bits are "0" (unprotected).

When a DPB is "1", the associated sector or block will be write-protected, preventing any program or erase operation on the sector or block. All DPBs default to "1" after power-on or reset. When a DPB is cleared to "0", the associated sector or block will be unprotected if the corresponding SPB is also "0".

DPB bits can be individually set to "1" or "0" by the WRDPB command. The DBP bits can also be globally cleared to "0" with the GBULK command or globally set to "1" with the GBLK command. A WREN command must be executed to set the WEL bit before sending the WRDPB, GBULK, or GBLK command.

The RDDPB command reads the status of the DPB of a sector or block. The RDDPB command returns 00h if the DPB is "0", indicating write-protection is disabled. The RDDPB command returns FFh if the DPB is "1", indicating write-protection is enabled.

Table 16. DPB Register

| Bit | Description | Bit Status | Default | Туре |
|------|------------------------------|--|---------|----------|
| 7 to | DPB (Dynamic Protection Bit) | 00h = Unprotect Sector / Block FFh = Protect Sector / Block | FFh | Volatile |





Figure 100. Read DPB Register (RDDPB) Sequence

Figure 101. Write DPB Register (WRDPB) Sequence



Rev. 1.4, October 04, 2018



9-39-5. Unprotect Solid Protect Bit (USPB)

The Unprotect Solid Protect Bit is a volatile bit that defaults to "1" after power-on or reset. When USPB=1, the SPBs have their normal function. When USPB=0 all SPBs are masked and their write-protected sectors and blocks are temporarily unprotected (as long as their corresponding DPBs are "0"). The USPB provides a means to temporarily override the SPBs without having to issue the ESSPB and WRSPB commands to clear and set the SPBs. The USPB can be set or cleared as often as needed.

Please refer to 9-39-7. Sector Protection States Summary Table for the sector state with the protection status of DPB/SPB/USPB bits.

9-39-6. Gang Block Lock/Unlock (GBLK/GBULK)

These instructions are only effective if WPSEL=1. The GBLK and GBULK instructions provide a quick method to set or clear all DPB bits at once.

The WREN (Write Enable) instruction is required before issuing the GBLK/GBULK instruction. The sequence of issuing GBLK/GBULK instruction is: CS# goes low \rightarrow send GBLK/GBULK (7Eh/98h) instruction \rightarrow CS# goes high.

The GBLK and GBULK commands are accepted in both SPI and QPI mode.

The CS# must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be executed.

| | Protection Status | 5 | Sector/Block |
|-----|--------------------------|------|------------------|
| DPB | SPB | USPB | Protection State |
| 0 | 0 | 0 | Unprotected |
| 0 | 0 | 1 | Unprotected |
| 0 | 1 | 0 | Unprotected |
| 0 | 1 | 1 | Protected |
| 1 | 0 | 0 | Protected |
| 1 | 0 | 1 | Protected |
| 1 | 1 | 0 | Protected |
| 1 | 1 | 1 | Protected |

9-39-7. Sector Protection States Summary Table



9-39-8. Password Protection Mode

Password Protection mode potentially provides a higher level of security than Solid Protection mode. In Password Protection mode, the SPBLK bit defaults to "0" after a power-on cycle or reset. When SPBLK=0, the SPBs are locked and cannot be modified. A 64-bit password must be provided to unlock the SPBs.

The PASSULK command with the correct password will set the SPBLK bit to "1" and unlock the SPB bits. After the correct password is given, a wait of 2us is necessary for the SPB bits to unlock. The Status Register WIP bit will clear to "0" upon completion of the PASSULK command. Once unlocked, the SPB bits can be modified. A WREN command must be executed to set the WEL bit before sending the PASSULK command.

Several steps are required to place the device in Password Protection mode. Prior to entering the Password Protection mode, it is necessary to set the 64-bit password and verify it. The WRPASS command writes the password and the RDPASS command reads back the password. Password verification is permitted until the Password Protection Mode Lock Bit has been written to "0". Password Protection mode is activated by programming the Password Protection Mode Lock Bit to "0". This operation is not reversible. Once the bit is programmed, it cannot be erased. The device remains permanently in Password Protection mode and the 64-bit password can neither be retrieved nor reprogrammed..

The password is all "1's" when shipped from the factory. The WRPASS command can only program password bits to "0". The WRPASS command cannot program "0's" back to "1's". All 64-bit password combinations are valid password options. A WREN command must be executed to set the WELbit before sending the WRPASS command.


- The unlock operation will fail if the password provided by the PASSULK command does not match the stored password. This will set the P_FAIL bit to "1" and insert a 100us ± 20us delay before clearing the WIP bit to "0".
- The PASSULK command is prohibited from being executed faster than once every 100us ± 20us. This restriction makes it impractical to attempt all combinations of a 64-bit password (such an effort would take ~58 million years). Monitor the WIP bit to determine whether the device has completed the PASSULK command.
- When a valid password is provided, the PASSULK command does not insert the 100us delay before returning the WIP bit to zero. The SPBLK bit will set to "1" and the P_FAIL bit will be "0".
- It is not possible to set the SPBLK bit to "1" if the password had not been set prior to the Password Protection mode being selected.

| Bits | Field Name | Function | Туре | Default State | Description | |
|---------|---------------|--------------------|------|----------------|--|--|
| 63 to 0 | PWD | Hidden Password | OTP | FFFFFFFFFFFFFF | Non-volatile OTP storage of 64 bit password. The password is no longer readable after the Password Protection mode is selected by programming Lock Register bit 2 to zero. | |

Password Register (PASS)



Figure 102. Read Password Register (RDPASS) Sequence









Figure 104. Password Unlock (PASSULK) Sequence





9-40. Program/Erase Suspend/Resume

The device allow the interruption of Sector-Erase, Block-Erase or Page-Program operations and conduct other operations.

After issue suspend command, the system can determine if the device has entered the Erase-Suspended mode through Bit2 (PSB) and Bit3 (ESB) of security register. (please refer to *Table 12. Security Register Definition*)

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

9-41. Erase Suspend

Erase suspend allow the interruption of all erase operations. After the device has entered Erase-Suspended mode, the system can read any sector(s) or Block(s) except those being erased by the suspended erase operation. Reading the sector or Block being erase suspended is invalid.

After erase suspend, WEL bit will be clear, only read related, resume and reset command can be accepted. (including: 03h, 0Bh, 3Bh, 6Bh, BBh, EBh, ECh, EDh, EEh, 0Ch, BCh, 3Ch, 5Ah, C0h, 06h, 04h, 2Bh, 9Fh, AFh, 05h, ABh, 90h, B1h, C1h, B0h, 30h, 66h, 99h, 00h, 35h, F5h, 15h, 2Dh, 27h, A7h, E2h, E0h, 16h)

If the system issues an Erase Suspend command after the sector erase operation has already begun, the device will not enter Erase-Suspended mode until tESL has elapsed.

Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

9-42. Program Suspend

Program suspend allows the interruption of all program operations. After the device has entered Program-Suspended mode, the system can read any sector(s) or Block(s) except those being programmed by the suspended program operation. Reading the sector or Block being program suspended is invalid.

After program suspend, WEL bit will be cleared, only read related, resume and reset command can be accepted. (including: 03h, 0Bh, 3Bh, 6Bh, BBh, EBh, ECh, EDh, EEh, 0Ch, BCh, 3Ch, 5Ah, C0h, 06h, 04h, 2Bh, 9Fh, AFh, 05h, ABh, 90h, B1h, C1h, B0h, 30h, 66h, 99h, 00h, 35h, F5h, 15h, 2Dh, 27h, A7h, E2h, E0h, 16h)

Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.



Figure 105. Suspend to Read Latency




Figure 106. Resume to Read Latency





Figure 107. Resume to Suspend Latency





9-43. Write-Resume

The Write operation is being resumed when Write-Resume instruction issued. ESB or PSB (suspend status bit) in Status register will be changed back to "0".

The operation of Write-Resume is as follows: CS# drives low \rightarrow send write resume command cycle (30h) \rightarrow drive CS# high. By polling Busy Bit in status register, the internal write operation status could be checked to be completed or not. The user may also wait the time lag of tSE, tBE, tPP for Sector-erase, Block-erase or Page-programming. WREN (command "06h") is not required to issue before resume. Resume to another suspend operation requires latency time of tPRS or tERS.

Please note that, if "performance enhance mode" is executed during suspend operation, the device can not be resume. To restart the write command, disable the "performance enhance mode" is required. After the "performance enhance mode" is disable, the write-resume command is effective.

9-44. No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

9-45. Software Reset (Reset-Enable (RSTEN) and Reset (RST))

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.

Both SPI (8 clocks) and QPI (2 clocks) command cycle can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

The reset time is different depending on the last operation. For details, please refer to *Table 22. Reset Timing-(Other Operation)* for tREADY2.



Figure 108. Software Reset Recovery




Figure 109. Reset Sequence (SPImode)





Figure 110. Reset Sequence (QPImode)





9-46. Read SFDP Mode (RDSFDP)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is CS# goes low \rightarrow send RDSFDP instruction (5Ah) \rightarrow send 3 address bytes on SI pin \rightarrow send 1 dummy byte on SI pin \rightarrow read SFDP code on SO \rightarrow to end RDSFDP operation can use CS# to high at any time during data out.

SFDP is a JEDEC standard, JESD216B.




Figure 111. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence



Table 17. Signature and Parameter Identification Data Values

SFDP Table (JESD216B) below is for MX66L1G45GMI-10G, MX66L1G45GXDI-10G, MX66L1G45GMI-08G and MX66L1G45GXDI-08G

| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|--|-------------------|-----------------|-----------------------|-------------|
| | | 00h | 07:00 | 53h | 53h |
| SFDP Signature | Fixed: 50444652b | 01h | 15:08 | 46h | 46h |
| SFDP Signature | Fixed: 50444653h | 02h | 23:16 | 44h | 44h |
| | | 03h | 31:24 | 50h | 50h |
| SFDP Minor Revision Number | Start from 00h | 04h | 07:00 | 06h | 06h |
| SFDP Major Revision Number | Start from 01h | 05h | 15:08 | 01h | 01h |
| Number of Parameter Headers | This number is 0-based. Therefore, 0 indicates 1 parameter header. | 06h | 23:16 | 02h | 02h |
| Unused | | 07h | 31:24 | FFh | FFh |
| ID number (JEDEC) | 00h: it indicates a JEDEC specified header. | 08h | 07:00 | 00h | 00h |
| Parameter Table Minor Revision Number | Start from 00h | 09h | 15:08 | 06h | 06h |
| Parameter Table Major Revision Number | Start from 01h | 0Ah | 23:16 | 01h | 01h |
| Parameter Table Length (in double word) | How many DWORDs in the Parameter table | 0Bh | 31:24 | 10h | 10h |
| | | 0Ch | 07:00 | 30h | 30h |
| Parameter Table Pointer (PTP) | First address of JEDEC Flash Parameter table | 0Dh | 15:08 | 00h | 00h |
| | | 0Eh | 23:16 | 00h | 00h |
| Unused | | 0Fh | 31:24 | FFh | FFh |



SFDP Table below is for MX66L1G45GMI-10G, MX66L1G45GXDI-10G, MX66L1G45GMI-08G and MX66L1G45GXDI-08G

| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|--|-------------------|-----------------|-----------------------|-------------|
| ID number (Macronix manufacturer ID) | it indicates Macronix manufacturer ID | 10h | 07:00 | C2h | C2h |
| Parameter Table Minor Revision Number | Start from 00h | 11h | 15:08 | 00h | 00h |
| Parameter Table Major Revision Number | Start from 01h | 12h | 23:16 | 01h | 01h |
| Parameter Table Length (in double word) | How many DWORDs in the Parameter table | 13h | 31:24 | 04h | 04h |
| | | 14h | 07:00 | 10h | 10h |
| Parameter Table Pointer (PTP) | First address of Macronix Flash Parameter table | 15h | 15:08 | 01h | 01h |
| | | 16h | 23:16 | 00h | 00h |
| Unused | | 17h | 31:24 | FFh | FFh |
| ID number (4-byte Address Instruction) | 4-byte Address Instruction parameter ID | 18h | 07:00 | 84h | 84h |
| Parameter Table Minor Revision Number | Start from 00h | 19h | 15:08 | 00h | 00h |
| Parameter Table Major Revision Number | Start from 01h | 1Ah | 23:16 | 01h | 01h |
| Parameter Table Length (in double word) | How many DWORDs in the Parameter table | 1Bh | 31:24 | 02h | 02h |
| | | 1Ch | 07:00 | C0h | C0h |
| Parameter Table Pointer (PTP) | First address of 4-byte Address Instruction table | 1Dh | 15:08 | 00h | 00h |
| | | 1Eh | 23:16 | 00h | 00h |
| Unused | | 1Fh | 31:24 | FFh | FFh |



Table 18. Parameter Table (0): JEDEC Flash Parameter Tables

SFDP Table below is for MX66L1G45GMI-10G, MX66L1G45GXDI-10G, MX66L1G45GMI-08G and MX66L1G45GXDI-08G

| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|---|-------------------|-----------------|-----------------------|-------------|
| Block/Sector Erase sizes | 00: Reserved, 01: 4KB erase, 10: Reserved, 11: not supported 4KB erase | | 01:00 | 01b | |
| Write Granularity | 0: 1Byte, 1: 64Byte or larger | | 02 | 1b | |
| Write Enable Instruction Required for Writing to Volatile Status Registers | 0: not required 1: required 00h to be written to the status register | 30h | 03 | 0b | E5h |
| Write Enable Instruction Select for Writing to Volatile Status Registers | 0: use 50h instruction 1: use 06h instruction Note: If target flash status register is nonvolatile, then bits 3 and 4 must be set to 00b. | | 04 | 0b | |
| Unused | Contains 111b and can never be changed | | 07:05 | 111b | |
| 4KB Erase Instruction | | 31h | 15:08 | 20h | 20h |
| (1-1-2) Fast Read (Note2) | 0=not supported 1=supported | | 16 | 1b | FBh |
| Address Bytes Number used in addressing flash array | 00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved | | 18:17 | 01b | |
| Double Transfer Rate (DTR) Clocking | 0=not supported 1=supported | | 19 | 1b | |
| (1-2-2) Fast Read | 0=not supported 1=supported | 32h | 20 | 1b | |
| (1-4-4) Fast Read | 0=not supported 1=supported | | 21 | 1b | |
| (1-1-4) Fast Read | 0=not supported 1=supported | | 22 | 1b | |
| Unused | | | 23 | 1b | |
| Unused | | 33h | 31:24 | FFh | FFh |
| Flash Memory Density | | 37h:34h | 31:00 | 3FFF F | FFFh |
| (1-4-4) Fast Read Number of Wait states (Note3) | 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 | 38h | 04:00 | 0 0100b | 44h |
| (1-4-4) Fast Read Number of Mode Bits (Note4) | Mode Bits: 000b: Not supported; 010b: 2 bits | 5011 | 07:05 | 010b | 4411 |
| (1-4-4) Fast Read Instruction | | 39h | 15:08 | EBh | EBh |
| states | 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 | 3Ah | 20:16 | 0 1000b | 08h |
| (1-1-4) Fast Read Number of Mode Bits | Mode Bits: 000b: Not supported; 010b: 2 bits | 0, 11 | 23:21 | 000b | 0011 |
| (1-1-4) Fast Read Instruction | | 3Bh | 31:24 | 6Bh | 6Bh |



SFDP Table below is for MX66L1G45GMI-10G, MX66L1G45GXDI-10G, MX66L1G45GMI-08G and MX66L1G45GXDI-08G

| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|--|-------------------|-----------------|-----------------------|-------------|
| (1-1-2) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 | 3Ch | 04:00 | 0 1000b | 08h |
| (1-1-2) Fast Read Number of Mode Bits | Mode Bits: 000b: Not supported; 010b: 2 bits | | 07:05 | 000b | |
| (1-1-2) Fast Read Instruction | | 3Dh | 15:08 | 3Bh | 3Bh |
| (1-2-2) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 | 3Eh | 20:16 | 0 0100b | 04h |
| (1-2-2) Fast Read Number of Mode Bits | Mode Bits: 000b: Not supported; 010b: 2 bits | | 23:21 | 000b | |
| (1-2-2) Fast Read Instruction | | 3Fh | 31:24 | BBh | BBh |
| (2-2-2) Fast Read | 0=not supported 1=supported | | 00 | 0b | FEh |
| Unused | | 40h | 03:01 | 111b | |
| (4-4-4) Fast Read | 0=not supported 1=supported | | 04 | 1b | |
| Unused | | | 07:05 | 111b | |
| Unused | | 43h:41h | 31:08 | FFh | FFh |
| Unused | | 45h:44h | 15:00 | FFh | FFh |
| (2-2-2) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 | - 46h | 20:16 | 0 0000b | 00h |
| (2-2-2) Fast Read Number of Mode Bits | Mode Bits: 000b: Not supported; 010b: 2 bits | | 23:21 | 000b | |
| (2-2-2) Fast Read Instruction | | 47h | 31:24 | FFh | FFh |
| Unused | | 49h:48h | 15:00 | FFh | FFh |
| (4-4-4) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8 | • 4Ah | 20:16 | 0 0100b | 44h |
| (4-4-4) Fast Read Number of Mode Bits | Mode Bits: 000b: Not supported; 010b: 2 bits | | 23:21 | 010b | |
| (4-4-4) Fast Read Instruction | | 4Bh | 31:24 | EBh | EBh |
| Erase Type 1 Size | Sector/block size = 2 ^N bytes (Note5) 0Ch: 4KB; 0Fh: 32KB; 10h: 64KB | 4Ch | 07:00 | 0Ch | 0Ch |
| Erase Type 1 Erase Instruction | | 4Dh | 15:08 | 20h | 20h |
| Erase Type 2 Size | Sector/block size = 2 ^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB | 4Eh | 23:16 | 0Fh | 0Fh |
| Erase Type 2 Erase Instruction | | 4Fh | 31:24 | 52h | 52h |
| Erase Type 3 Size | Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB | 50h | 07:00 | 10h | 10h |
| Erase Type 3 Erase Instruction | | 51h | 15:08 | D8h | D8h |
| Erase Type 4 Size | 00h: N/A, This sector type doesn't exist | 52h | 23:16 | 00h | 00h |
| Erase Type 4 Erase Instruction | | 53h | 31:24 | FFh | FFh |

www.yxd163.com



SFDP Table below is for MX66L1G45GMI-10G, MX66L1G45GXDI-10G, MX66L1G45GMI-08G and MX66L1G45GXDI-08G

| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|---|--|-------------------|-----------------|-----------------------|-------------|
| Multiplier from typical erase time to maximum erase time | Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) * Typical Time | 54h | 03:00 | 0110b | D6h |
| Erase Type 1 Erase Time (Typical) | Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units |] | 07:04 08 | 1 1101b | |
| | Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s | 55h | 10:09 | 00b | 49h |
| EraseType 2 Erase Time (Typical) | Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units | | 15:11 | 0 1001b | |
| | Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s | | 17:16 | 01b | |
| Erase Type 3 Erase Time (Typical) | Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units | 56h | 22:18 | 1 0001b | C5h 00h |
| | Units 00: 1 ms, 01: 16 ms 10b: 128ms, 11b:1s | | 24:23 | 01b | |
| Erase Type 4 Erase Time (Typical) | Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units | | 29:25 | 0 0000b | |
| | Units 00: 1ms, 01: 16ms 10b: 128 ms, 11b: 1 s | | 31:30 | 00b | |
| Multiplier from typical time to max time for Page or byte program | Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) *Typical Time | 58h | 03:00 | 0101b | 85h |
| Page Program Size | Page size = 2^N bytes 2^8 = 256 bytes, 8h = 1000b | | 07:04 | 1000h | |
| Page Program Time (Typical) | Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units | 59h | 12:08 | 1 1111b | DFh |
| | Units 0: 8us, 1: 64us | | 13 | 0b | |
| Byte Program Time, First Byte (Typical) | Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units | 5Ah | 15:14 17:16 | 0011b | 04h |
| | Units 0: 1us, 1: 8us | | 18 | 1b | |
| Byte Program Time, Additional Byte (Typical) | Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units | | 22:19 | 0000b | |
| | Units 0: 1us, 1: 8us | | 23 | 0b | |



| Description | Comment Count value: 00h~1Fh (0~31) | Add (h) (Byte) | (Bit) | Data (h/b) (Note1) | Data (h) |
|--|--|--|----------------|-----------------------|-------------|
| Chip Erase Time | | 27:24 28 | 0 0011b | | |
| (Typical) | Units 00: 16ms, 01: 256ms 10: 4s, 11: 64s | 5Bh | 30:29 | 11b | E3h |
| Reserved | Reserved: 1b | | 31 | 1b | |
| Prohibited Operations During Program Suspend | xxx0b: May not initiate a newerase anywhere xx0xb: May not initiate a newpage program anywhere x1xxb: May not initiate a read in the program suspended page size 1xxxb: The erase and program restrictions in bits 1:0 are sufficient | | 03:00 | 0100b | |
| Prohibited Operations During Erase Suspend | anywhere xx1xb: May not initiate a page program in the erase suspended sector size xx0xb: May not initiate a page program anywhere x1xxb: May not initiate a read in | xxx0b: May not initiate a newerase anywhere xx1xb: May not initiate a page program in the erase suspended sector size xx0xb: May not initiate a page program anywhere x1xxb: May not initiate a read in the erase suspended sector size 1xxxb: The erase and program | | 0100b | 44h |
| Reserved | Reserved: 1b | | 08 | 1b | |
| Program Resume to Suspend Interval (Typical) | Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * 64us | 5Dh | 12:09 | 0001b | 03h |
| | Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) *Units | | 15:13 17:16 | 1 1000b | |
| Program Suspend Latency (Max.) Erase Resume to Suspend | Units 00: 128ns, 01: 1us 10: 8us, 11: 64us Count value: 0h~Fh (0~15) | 5Eh | 19:18 | 01b | 67h |
| Interval (Typical) | Typical Time = $(Count + 1) * 64us$ | | 23:20 | 0110b | |
| Frase Suspend Lateray | Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) *Units | | 28:24 | 1 1000b | |
| Erase Suspend Latency (Max.) | Units 00: 128ns, 01: 1us 10: 8us, 11: 64us | 5Fh | 30:29 | 01b | 38h |
| Suspend / Resume supported | 0= Support 1= Not supported | | 31 | 0b | |
| Program Resume Instruction | Instruction to Resume a Program | 60h | 07:00 | 30h | 30h |
| Program Suspend Instruction | Instruction to Suspend a Program | 61h | 15:08 | B0h | B0h |
| Erase Resume Instruction | Instruction to Resume Write/Erase | 62h | 23:16 | 30h | 30h |
| Erase Suspend Instruction | Instruction to Suspend Write/Erase | 63h | 31:24 | B0h | B0h |

www.yxd163.com



| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|--|-------------------|-----------------|-----------------------|-------------|
| Reserved | Reserved: 11b | | 01:00 | 11b | |
| Status Register Polling Device Busy | Bit 2: Read WIP bit [0] by 05hRead instruction Bit 3: Read bit 7 of Status Register by 70h Read instruction (0=not supported 1=support) Bit 07:04, Reserved: 1111b | 64h | 07:02 | 11 1101b | F7h |
| Release from Deep Power-down (RDP) Delay (Max.) | Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units Units 00: 128ns, 01: 1us 10: 8us, 11: 64us | 65h | 12:08 14:13 | 1 1101b 01b | BDh |
| Release from Deep Power-down (RDP) Instruction | Instruction to Exit Deep Power Down | 66h | 15 22:16 | 1010 1011b (ABh) | D5h |
| Enter Deep Power Down | Instruction to Enter Deep Power | 0011 | 23 | 1011 1001b | Don |
| Instruction | Down | 67h | 30:24 | (B9h) | 5Ch |
| Deep Power Down Supported | 0: Supported 1: Not supported | 0/11 | 31 | 0b | 501 |
| 4-4-4 Mode Disable Sequences | Methods to exit 4-4-4 mode • xx1xb: issue F5h instruction | 68h | 03:00 | 1010b | 4Ah |
| 4-4-4 Mode Enable Sequences | Methods to enter 4-4-4 mode | | 07:04 | 0 0100b | |
| 0-4-4 Mode Supported | x_x1xxb: issue instruction 35h Performance Enhance Mode, Continuous Read, Execute in Place | | 08 | 1b | |
| 0-4-4 Mode Exit Method | 0: Not supported 1: Supported * xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation. * xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks. * xx_x1xxb: Reserved * xx_1xxxb: Reserved * xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks. * x1_xxxxb: Mode Bit[7:0]≠Axh * 1x_xxxb: Reserved | 69h | 15:10 | 10 0111b | 9Eh |
| 0-4-4 Mode Entry Method | xxx1b: Mode Bits[7:0] = A5h Note: QE must be set prior to using | | 19:16 | 1001h | |
| Quad Enable (QE) bit Requirements | 4 reads based on instruction 010b: QE is bit 6 of Status Register where 1=Quad Enable or 0=not Quad Enable 111b: Not Supported | 6Ah | 22:20 | 010b | 29h |
| HOLD and RESET Disable bybit 4 of Ext. Configuration Register | 0: Not supported | | 23 | 0b | |

www.yxd163.com



| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|---|-------------------|-----------------|-----------------------|-------------|
| Reserved | | 6Bh | 31:24 | FFh | FFh |
| Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1 | Write Enable Instruction for 06h to enable write | | 06:00 | 111 0000b | F0h |
| Reserved | | | 07 | 1b | |
| Soft Reset and Rescue Sequence Support | Return the device to its default power-on state • x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. | 6Dh | 13:08 | 01 0000b | 50h |
| | xx_xxxx_xxx1b: issue instruction E9h to exit 4-Byte address | | 15:14 | 01b | |
| Exit 4-Byte Addressing | b) Esh to exit 4-byte address mode (write enable instruction 06h is not required) xx_xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read with instruction C8h. Write instruction is C5h, data length is 1 byte. Return to lowest memory segment by setting A[31:24] to 00h and use 3-Byte addressing. xx_xx1x_xxxb: Hardware reset xx_x1xx_xxxb: Software reset (see bits 13:8 in this DWORD) xx_1xxx_xxxb: Reserved x1_xxxx_xxxb: Reserved 1x_xxxx_xxxb: Reserved | 6Eh | 23:16 | 1111 1001b | F9h |



| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|-------------------------|--|-------------------|-----------------|-----------------------|-------------|
| Enter 4-Byte Addressing | xxxx_xxx1b: issue instruction B7h (preceding write enable not required) xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:24] bits. Read with instruction C8h. Write instruction is C5h with 1 byte of data. Select the active 128 Mbit memory segment by setting the appropriate A[31:24] bits and use 3-Byte addressing. xx1x_xxxb: Supports dedicated 4-Byte address instruction set. Consult vendor data sheet for the instruction set definition. 1xxx_xxxb: Reserved | 6Fh | 31:24 | 1000 0101b | 85h |



Table 19. Parameter Table (1): 4-Byte Instruction Tables

| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|---|-----------------------------|-------------------|-----------------|-----------------------|-------------|
| Support for (1-1-1) READ Command, Instruction=13h | 0=not supported 1=supported | 00 | | 1b | |
| Support for (1-1-1) FAST_READ Command, Instruction=0Ch | 0=not supported 1=supported | | 01 | 1b | |
| Support for (1-1-2) FAST_READ Command, Instruction=3Ch | 0=not supported 1=supported | | 02 | 1b | |
| Support for (1-2-2) FAST_READ Command, Instruction=BCh | 0=not supported 1=supported | C0h | 03 | 1b | 7Fh |
| Support for (1-1-4) FAST_READ Command, Instruction=6Ch | 0=not supported 1=supported | | 04 | 1b | 71.11 |
| Support for (1-4-4) FAST_READ Command, Instruction=ECh | 0=not supported 1=supported | | 05 | 1b | |
| Support for (1-1-1) Page Program Command, Instruction=12h | 0=not supported 1=supported | | 06 | 1b | |
| Support for (1-1-4) Page Program Command, Instruction=34h | 0=not supported 1=supported | | 07 | 0b | |
| Support for (1-4-4) Page Program Command, Instruction=3Eh | 0=not supported 1=supported | | 08 | 1b | |
| Support for Erase Command – Type 1 size, Instruction lookup in next Dword | 0=not supported 1=supported | | 09 | 1b | |
| Support for Erase Command – Type 2 size, Instruction lookup in next Dword | 0=not supported 1=supported | | 10 | 1b | |
| Support for Erase Command – Type 3 size, Instruction lookup in next Dword | 0=not supported 1=supported | C1h | 11 | 1b | EFh |
| Support for Erase Command – Type 4 size, Instruction lookup in next Dword | 0=not supported 1=supported | | 12 | 0b | |
| Support for (1-1-1) DTR_Read Command, Instruction=0Eh | 0=not supported 1=supported | | 13 | 1b | |
| Support for (1-2-2) DTR_Read Command, Instruction=BEh | 0=not supported 1=supported | | 14 | 1b | |
| Support for (1-4-4) DTR_Read Command, Instruction=EEh | 0=not supported 1=supported | | 15 | 1b | |



| Description | Comment | Add (h) (Byte) | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|--|-----------------------------|-------------------|-----------------|-----------------------|-------------|
| Support for volatile individual sector lock Read command, Instruction=E0h | 0=not supported 1=supported | | 16 | 1b | |
| Support for volatile individual sector lock Write command, Instruction=E1h | 0=not supported 1=supported | | 17 | 1b | |
| Support for non-volatile individual sector lock read command, Instruction=E2h | 0=not supported 1=supported | | 18 | 1b | FFh |
| Support for non-volatile individual sector lock write command, Instruction=E3h | 0=not supported 1=supported | | 19 | 1b | |
| Reserved | Reserved | | 23:20 | 1111b | |
| Reserved | Reserved | C3h | 31:24 | FFh | FFh |
| Instruction for Erase Type 1 | FFh=not supported | C4h | 07:00 | 21h | 21h |
| Instruction for Erase Type 2 | FFh=not supported | C5h | 15:08 | 5Ch | 5Ch |
| Instruction for Erase Type 3 | FFh=not supported | C6h | 23:16 | DCh | DCh |
| Instruction for Erase Type 4 | FFh=not supported | C7h | 31:24 | FFh | FFh |



Table 20. Parameter Table (2): Macronix Flash Parameter Tables

| Description | - | | DW Add (Bit) | Data (h/b) (Note1) | Data (h) |
|---|--|---|-----------------|-----------------------|-------------|
| Vcc Supply Maximum Voltage | 2000h=2.000V 2700h=2.700V 3600h=3.600V | 111h:110h | 07:00 15:08 | 00h 36h | 00h 36h |
| Vcc Supply Minimum Voltage | 1650h=1.650V, 1750h=1.750V 2250h=2.250V, 2300h=2.300V 2350h=2.350V, 2650h=2.650V 2700h=2.700V | 2250h=2.250V, 2300h=2.300V 2350h=2.350V, 2650h=2.650V 113h: 112h | | 00h 27h | 00h 27h |
| H/W Reset# pin | 0=not supported 1=supported | | 00 | 1b | |
| H/W Hold# pin | 0=not supported 1=supported | | 01 | 0b | |
| Deep Power Down Mode | 0=not supported 1=supported | | 02 | 1b | |
| S/W Reset | 0=not supported 1=supported | | 03 | 1b | |
| S/W Reset Instruction | Reset Enable (66h) should be issued before Reset Instruction | 115h: 114h | 11:04 | 1001 1001b (99h) | F99Dh |
| Program Suspend/Resume | 0=not supported 1=supported | | 12 | 1b | |
| Erase Suspend/Resume | 0=not supported 1=supported | | 13 | 1b | |
| Unused | | | 14 | 1b | |
| Wrap-Around Read mode | 0=not supported 1=supported | | 15 | 1b | |
| Wrap-Around Read mode Instruction | | 116h | 23:16 | C0h | C0h |
| Wrap-Around Read data length | 08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B | 117h | 31:24 | 64h | 64h |
| Individual block lock | 0=not supported 1=supported | | 00 | 1b | |
| Individual block lock bit (Volatile/Nonvolatile) | 0=Volatile 1=Nonvolatile | | 01 | 0b | |
| Individual block lock Instruction | | | 09:02 | 1110 0001b (E1h) | |
| Individual block lock Volatile protect bit default protect status | 0=protect 1=unprotect | 11Bh: 118h | 10 | 0b | CB85h |
| Secured OTP | 0=not supported 1=supported | | 11 | 1b | |
| Read Lock | 0=not supported 1=supported | | 12 | 0b | |
| Permanent Lock | 0=not supported 1=supported | | 13 | 0b | |
| Unused | | | 15:14 | 11b | |
| Unused | | | 31:16 | FFh | FFh |
| Unused | | 11Fh: 11Ch | 31:00 | FFh | FFh |

www.yxd163.com



- Note 1: h/b is hexadecimal or binary.
- Note 2: (x-y-z) means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4)
- Note 3: Wait States is required dummy clock cycles after the address bits or optional mode bits.
- Note 4: **Mode Bits** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits)
- Note 5: 4KB=2^0Ch, 32KB=2^0Fh, 64KB=2^10h
- Note 6: All unused and undefined area data is blank FFh for SFDP Tables that are defined in Parameter Identification Header. All other areas beyond defined SFDP Table are reserved by Macronix.



10. RESET

Driving the RESET# pin low for a period of tRLRH or longer will reset the device. After reset cycle, the device is at the following states:

- Standby mode
- All the volatile bits such as WEL/WIP/SRAM lock bit will return to the default status as power on.
- 3-byte address mode

If the device is under programming or erasing, driving the RESET# pin low will also terminate the operation and data could be lost. During the resetting cycle, the SO data becomes high impedance and the current will be reduced to minimum.

Figure 112. RESET Timing




Table 21. Reset Timing-(Power On)

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|---------|----------------------------|------|------|------|------|
| tRHSL | Reset# high before CS# low | 10 | | | us |
| tRS | Reset# setup time | 15 | | | ns |
| tRH | Reset# hold time | 15 | | | ns |
| tRLRH | Reset# low pulse width | 10 | | | us |
| tREADY1 | Reset Recovery time | 35 | | | us |

Table 22. Reset Timing-(Other Operation)

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|---|------|------|------|------|
| tRHSL | Reset# high before CS# low | 10 | | | us |
| tRS | Reset# setup time | 15 | | | ns |
| tRH | Reset# hold time | 15 | | | ns |
| tRLRH | Reset# low pulse width | 10 | | | us |
| | Reset Recovery time (During instruction decoding) | 40 | | | us |
| | Reset Recovery time (for read operation) | 40 | | | us |
| | Reset Recovery time (for program operation) | 310 | | | us |
| | Reset Recovery time(for SE4KB operation) | 12 | | | ms |
| | Reset Recovery time (for BE64K/BE32KB operation) | 25 | | | ms |
| | Reset Recovery time (for Chip Erase operation) | 1000 | | | ms |
| | Reset Recovery time (for WRSR operation) | 40 | | | ms |



11. POWER-ON STATE

The device is at the following states after power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage until the VCC reaches the following levels:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the "*power-up timing*".

Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)

- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during this stage if a write, program, erase cycle is in progress.



12. ELECTRICAL SPECIFICATIONS

Table 23. ABSOLUTE MAXIMUM RATINGS


| RATING | VALUE | |
|-------------------------------|------------------|-------------------|
| Ambient Operating Temperature | Industrial grade | -40°C to 85°C |
| Storage Temperature | -65°C to 150°C | |
| Applied Input Voltage | | -0.5V to VCC+0.5V |
| Applied Output Voltage | | -0.5V to VCC+0.5V |
| VCC to Ground Potential | | -0.5V to 4.0V |

NOTICE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to VCC+2.0V or -2.0V for period up to 20ns.

Figure 113. Maximum NegativeOvershoot Waveform






Table 24. CAPACITANCE TA = 25°C, f = 1.0 MHz

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Conditions |
|--------|--------------------|------|------|------|------|------------|
| CIN | Input Capacitance | | | 35 | pF | VIN = 0V |
| COUT | Output Capacitance | | | 32 | pF | VOUT = 0V |



Figure 115. DATA INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




Figure 116. OUTPUT LOADING




Figure 117. SCLK TIMING DEFINITION






Table 25. DC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V - 3.6V)

| Symbol | Parameter | Notes | Min. | Тур. | Max. | Units | Test Conditions |
|--------|---|-------|---------|------|---------|-------|--|
| ILI | Input Load Current | 1 | | | ±4 | uA | VCC = VCC Max, VIN = VCC or GND |
| ILO | Output Leakage Current | 1 | | | ±4 | uA | VCC = VCC Max, VOUT = VCC or GND |
| ISB1 | VCC Standby Current | 1 | | 40 | 200 | uA | VIN = VCC or GND, CS# = VCC |
| ISB2 | Deep Power-down Current | | | 6 | 40 | uA | VIN = VCC or GND, CS# = VCC |
| | | | | | 60 | mA | f=100MHz, (DTR 4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open |
| ICC1 | VCC Read | 1 | | | 40 | mA | f=104MHz, (4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open |
| | | | | | 30 | mA | f=84MHz, SCLK=0.1VCC/0.9VCC, SO=Open |
| ICC2 | VCC Program Current (PP) | 1 | | 40 | 50 | mA | Program in Progress, CS# = VCC |
| ICC3 | VCC Write Status Register (WRSR) Current | | | | 40 | mA | Program status register in progress, CS#=VCC |
| ICC4 | VCC Sector/Block (32K, 64K) Erase Current (SE/BE/BE32K) | 1 | | 20 | 25 | mA | Erase in Progress, CS#=VCC |
| ICC5 | VCC Chip Erase Current (CE) | 1 | | 40 | 50 | mA | Erase in Progress, CS#=VCC |
| VIL | Input Low Voltage | | -0.5 | | 0.8 | V | |
| VIH | Input High Voltage | | 0.7VCC | | VCC+0.4 | V | |
| VOL | Output Low Voltage | | | | 0.2 | V | IOL = 100uA |
| VOH | Output High Voltage | | VCC-0.2 | | | V | IOH = -100uA |

Notes:

1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. Typical value is calculated by simulation.



Table 26. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V - 3.6V)

| Symbol | Alt. | Parameter | | Min. | Тур. | Max. | Unit |
|-----------------------|------|---|---|------------------------------|---|------|----------|
| fSCLK | fC | Clock Frequency for all Operation) | D.C. | | 166 | MHz | |
| fRSCLK | fR | Clock Frequency for RE | AD instructions | | | 66 | MHz |
| fTSCLK | | | ST READ, DREAD, 2READ, DTRD, 2DTRD, 4DTRD | Please refer to Frequency | "Dummy Cycle y Table (MHz)" | and | MH |
| tCH ⁽¹⁾ | tCLH | Clock High Time | Others (fSCLK) Normal Read (fRSCLK) | 45% x (1/fSCLK) 7 | | | ns ns |
| tCL ⁽¹⁾ | tCLL | Clock Low Time | Others (fSCLK) Normal Read (fRSCLK) | 45% x (1/fSCLK) 7 | | | ns ns |
| tCLCH ⁽¹²⁾ | | Clock Rise Time (peak | to peak) | 0.1 | | | V/ns |
| tCHCL ⁽¹²⁾ | | Clock Fall Time (peak to | , , | 0.1 | | | V/n |
| tSLCH | tCSS | CS# Active Setup Time | , , | 3 | | | ns |
| tCHSL | | CS# Not Active Hold Tir | | 4 | | | ns |
| tDVCH | tDSU | Data In Setup Time | | 2 | | | ns |
| tCHDX | | Data In Hold Time | | 2 | | | ns |
| tCHSH | | CS# Active Hold Time (| relative to SCLK) | 3 | | | ns |
| tSHCH | | CS# Not Active Setup T | | 3 | | | ns |
| | | | From Read to next Read | 7 | | | ns |
| tSHSL | tCSH | CS# Deselect Time | From Write/Erase/Program to Read Status Register | 30 | | | ns |
| tSHQZ ⁽¹²⁾ | tDIS | Output Disable Time | | | | 8 | ns |
| | | • | Loading: 30pF | | | 8 | ns |
| tCLQV | tV | Clock Low to Output | Loading: 15pF | | | 6 | ns |
| | ••• | Valid Loading | Loading: 10pF | | | 5 | ns |
| tCLQX | tHO | Output Hold Time | | 1 | | | ns |
| tWHSL ⁽³⁾ | | Write Protect Setup Tim | le | 20 | | | ns |
| tSHWL ⁽³⁾ | | Write Protect Hold Time | | 100 | | | ns |
| ເມ | | CS# High to Deep Powe | er-down Mode | | | 10 | us |
| tRES1 ⁽¹²⁾ | | CS# High to Standby M Signature Read | | | | 30 | us |
| tRES2 ⁽¹²⁾ | | CS# High to Standby M Signature Read | ode with Electronic | | | 30 | us |
| tW | | Write Status/Configurati | on Register Cycle Time | | | 40 | ms |
| tWREAW | | Write Extended Address | s Register | | 40 | | ns |
| tBP | | Byte-Program | | | 25 | 60 | us |
| tPP | | Page Program Cycle Ti | me | | 0.25 | 3 | ms |
| tPP ⁽⁵⁾ | | Page Program Cycle Ti | me (n bytes) | | 0.016 + 0.016* (n/16) ⁽⁶⁾ | 3 | ms |
| tSE | | Sector Erase Cycle Tim | e | | 30 | 400 | ms |
| tBE32 | | Block Erase (32KB) Cyc | | | 150 | 1000 | ms |
| tBE | | , , , , | Block Erase (64KB) Cycle Time | | 280 | 2000 | m |
| tCE | | Chip Erase Cycle Time | | | 200 | 600 | s |
| tESL ⁽⁸⁾ | | Erase Suspend Latency | / | | | 25 | us |
| tPSL ⁽⁸⁾ | | Program Suspend Later | | | | 25 | us |
| tPRS ⁽⁹⁾ | | Latency between Progra | | 0.3 | 100 | | us |
| ILKS | | | Resume and next Suspend | 0.3 | 400 | | us |
| tQVD ⁽¹¹⁾ | | - | Difference among all SIO | 0.0 | +00 | 600 | ps |

www.yxd163.com



Notes:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 4. Test condition is shown as *Figure 115* and *Figure 116*.
- 5. While programming consecutive bytes, Page Program instruction provides optimized timings by selecting to program the whole 256 bytes or only a few bytes between 1~256 bytes.
- 6. "n"=how many bytes to program. The number of (n/16) will be round up to next integer. In the formula, while n=1, byte program time=32us. While n=17, byte program time=48us.
- 7. By default dummy cycle value. Please refer to the *Table 1. Read performance Comparison*.
- 8. Latency time is required to complete Erase/Program Suspend operation until WIP bit is "0".
- 9. For tPRS, minimum timing must be observed before issuing the next program suspend command. However, a period equal to or longer than the typical timing is required in order for the program operation to make progress.
- 10. For tERS, minimum timing must be observed before issuing the next erase suspend command. However, a period equal to or longer than the typical timing is required in order for the erase operation to make progress.
- 11. Not 100% tested.
- 12. The value guaranteed by characterization, not 100% tested in production.



13. OPERATING CONDITIONS

At Device Power-Up and Power-Down

AC timing illustrated in *Figure 118* and *Figure 119* are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.




Figure 118. AC Timing at Device Power-Up

| Symbol | Parameter | Notes | Min. | Max. | Unit |
|--------|---------------|-------|------|--------|------|
| tVR | VCC Rise Time | 1 | | 500000 | us/V |

Notes :

1. Sampled, not 100% tested.

2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to *Table 26*. AC CHARACTERISTICS.



Figure 119. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.




Figure 120. Power-up Timing






Figure 121. Power Up/Down and Voltage Drop

When powering down the device, VCC must drop below V_{PWD} for at least tPWD to ensure the device will initialize correctly during power up. Please refer to "*Figure 121. Power Up/Down and Voltage Drop*" and "*Table 27. Power-Up/Down Voltage and Timing*" below for more details.




Table 27. Power-Up/Down Voltage and Timing

| Symbol | Parameter | Min. | Max. | Unit |
|------------------|--|------|------|------|
| tVSL | VCC(min.) to device operation | 3000 | | us |
| VWI | Write Inhibit Voltage | 1.5 | 2.5 | V |
| V _{PWD} | VCC voltage needed to below V_{PWD} for ensuring initialization will occur | | 0.9 | V |
| tPWD | The minimum duration for ensuring initialization will occur | 300 | | us |
| VCC | VCC Power Supply | 2.7 | 3.6 | V |

Note: These parameters are characterized only.

13-1. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



14. ERASE AND PROGRAMMING PERFORMANCE

| Parameter | Min. | Typ. ⁽¹⁾ | Max. ⁽²⁾ | Unit |
|--|------|---------------------|---------------------|--------|
| Write Status Register Cycle Time | | | 40 | ms |
| Sector Erase Cycle Time (4KB) | | 30 | 400 | ms |
| Block Erase Cycle Time (32KB) | | 0.15 | 1 | s |
| Block Erase Cycle Time (64KB) | | 0.28 | 2 | S |
| Chip Erase Cycle Time | | 200 | 600 | S |
| Byte Program Time (via page program command) | | 25 | 60 | us |
| Page Program Time | | 0.25 | 3 | ms |
| Erase/Program Cycle | | 100,000 | | cycles |

Notice:

1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checkerboard pattern.

2. Under worst conditions of 2.7V and the temperature of the worst case.

3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.

15. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)

| Parameter | Min. | Тур. | Max. | Unit |
|-------------------------------|------|------|------|--------|
| Sector Erase Cycle Time (4KB) | | 18 | | ms |
| Block Erase Cycle Time (32KB) | | 100 | | ms |
| Block Erase Cycle Time (64KB) | | 200 | | ms |
| Chip Erase Cycle Time | | 100 | | S |
| Page Program Time | | 0.16 | | ms |
| Erase/Program Cycle | | | 50 | cycles |

Notice:

1. Factory Mode must be operated in 20°C to 45°C and VCC 3.0V-3.6V.

2. The Maximum Erase/Program cycles should not exceed 50 cycles.

3. During factory mode, Suspend command (B0) cannot be executed.



16. DATA RETENTION

| Parameter | Condition | Min. | Max. | Unit |
|----------------|-----------|------|------|-------|
| Data retention | 55°C | 20 | | years |

17. LATCH-UP CHARACTERISTICS

| | Min. | Max. |
|---|--------|------------|
| Input Voltage with respect to GND on all power pins, SI, CS# | -1.0V | 2 VCCmax |
| Input Voltage with respect to GND on SO | -1.0V | VCC + 1.0V |
| Current | -100mA | +100mA |
| Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time. | | |




18. ORDERING INFORMATION

Please contact Macronix regional sales for the latest product selection and available form factors.

| PART NO. | TEMPERATURE | PACKAGE | Remark |
|-------------------|---------------|---------------------------------|----------------------|
| MX66L1G45GMI-10G | -40°C to 85°C | 16-SOP (300mil) | |
| MX66L1G45GXDI-10G | -40°C to 85°C | 24-Ball BGA (5x5 ball array) | |
| MX66L1G45GMI-08G | -40°C to 85°C | 16-SOP (300mil) | Support Factory Mode |
| MX66L1G45GXDI-08G | -40°C to 85°C | 24-Ball BGA (5x5 ball array) | Support Factory Mode |




19. PART NAME DESCRIPTION






20. PACKAGE INFORMATION

20-1. 16-pin SOP (300mil) Doc. Title: Package Outline for SOP 16L (300MIL)






Dimensions (inch dimensions are derived from the original mm dimensions)

| | MBOL | Α | A1 | A2 | b | С | D | Е | E1 | е | L | L1 | S | θ |
|------|--------------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------------|
| лип | | | 0.10 | 2.25 | 0.31 | 0.20 | 10.10 | 10.10 | 7.42 | _ | 0.40 | 1.31 | 0.51 | 00 |
| | Mir. | | 0.20 | 2.35 | 0.41 | 0.25 | 10.30 | 10.30 | 7.52 | 1.27 | 0.84 | 1.44 | 0.64 | - 0° |
| | Nor . | | 0.30 | 2.45 | 0.51 | 0.30 | 10.50 | 10.50 | 7.60 | _ | 1.27 | 1.57 | 0.77 | - 5° |
| | Μαλ. | 2.00 | 0.004 | 0.089 | 0.012 | 0.008 | 0.397 | 0.397 | 0.292 | _ | 0.016 | 0.052 | 0.020 | 0 |
| I | Mir. | | 0.008 | 0.093 | 0.016 | 0.010 | 0.405 | 0.405 | 0.296 | 0.050 | 0.033 | 0.057 | 0.025 | 0° |
| Inch | Nor . Mox | 04 | 0.012 | 0.096 | 0.020 | 0.012 | 0.413 | 0.413 | 0.299 | _ | 0.050 | 0.062 | 0.030 | - 5° |
| | HMax. | 0.I | | | | | | | | | | | | <u>8</u> ^ |



20-2. 24-Ball BGA (5x5 ball array)

Doc. Title: Package Outline for CSP 24BALL (6x8x1.2MM, BALL PITCH 1.0MM, BALL DIAMETER 0.4MM, 5x5 BALL ARRAY)



Dimensions (inch dimensions are derived from the original mm dimensions)

| SY | MBOL | А | A1 | A2 | b | D | D1 | E | E1 | е |
|------|------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| | | _ | 0.25 | 0.65 | 0.35 | 5.90 | — | 7.90 | _ | |
| | Min. | _ | 0.30 | _ | 0.40 | 6.00 | 4.00 | 8.00 | 4.00 | 1.00 |
| | Nor- | 1.20 | 0.35 | _ | 0.45 | 6.10 | _ | 8.10 | _ | |
| | Max. | | 0.010 | 0.026 | 0.014 | 0.232 | _ | 0.311 | _ | |
| Incl | | _ | 0.012 | | 0.016 | 0.236 | 0.157 | 0.315 | 0.157 | 0.039 |
| | Nor | 0.047 | 0.014 | | 0.018 | 0.240 | _ | 0.319 | | |

Max.



21. REVISION HISTORY

| Revision No 1.0 | Description 1. Removed "PRELIMINARY". 2. Description modification 3. Added Suspend/Resume symbols and values 4. Updated AC/DC and VWI values. | Page All P87-96 P99,113,114 P112-113,117-1 | Date OCT/01/2014 18 |
|---------------------------|--|--|----------------------------------|
| 1.1 | Updated SFDP Tables. Updated BLOCK DIAGRAM. Updated deep power down of data protection descriptions. Content modification Updated Min. tVSL to 3000us. Modified tCH/tCL formula. Updated ICC2 values. Revised pin description. | P102-114 P8 P9 P24,36,96,98,100 P125 P121 P120 P5-6,36 | OCT/20/2015 |
| 1.2 | Added MX66L1G45GMI-08G & MX66L1G45GXDI-08G PartNo. Added Factory Mode information Added a statement for product ordering information Added Data Output Valid Variation Time Content correction. | P127,128 P22,27,28,125 P127 P14,120,121 P68-71 | FEB/18/2016 |
| 1.3 | Updated tVR descriptions Added Key Features on the cover page. Updated the note for the internal pull up status of RESET# and WP#/SIO2 pins. Corrected "Figure 4. EAR Operation Segments". Corrected Release from Deep Power-down (RDP) descriptions. EN4B instruction description correction. Four I/O read mode description correction modification. Modified the descriptions of "9-25. Burst Read". Modified "9-31. Page Program (PP)" descriptions. Modified "9-33. Deep Power-down (DP)" descriptions. Corrected "Figure 117. SCLK TIMING DEFINITION". Modified the Note 2 of AC Table. Power Up/Down and Voltage Drop description modification. Modified "19. PART NAME DESCRIPTION". Content modification. | P122,124 P1 P7 P16 P29 P44 P67 P72 P80 P83 P90 P118 P120-121 P124 P124 P128 P39, 49, 59-60 P129-130 | JUL/18/2017 |
| 1.4 | Added "Macronix Proprietary" footnote. Modified the note descriptions of EQIO and RSTQIO commands. 4READ Action description modification. Modified the operation descriptions of how to exit Performance Enhance Mode. Figure 115 title modification. Revised the note descriptions of ERASE AND PROGRAMMING PERFORMANCE. | All P19 P20 P67 P118 P125 | OCT/04/2018 |



Except for customized products which has been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2013-2018. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, Nbit, Macronix NBit, HybridNVM, HybridFlash, HybridXFlash, XtraROM, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE, Macronix MAP, RichBook, Rich TV, OctaRAM, OctaBus, OctaFlash, and FitCAM. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com

MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.

www.yxd163.com